

# **A96L414/A96L416 User's Manual**

# CMOS Single-chip 8-bit MCU with 10-bit ADC and Operational Amplifier

User's Manual Version 1.30

# **Introduction**

This user's manual contains complete information for application developers who use A96L414/A96L416 for their specific needs.

A96L414/A96L416 is an advanced 8-bit CMOS MCU with 8/16Kbytes of Flash. Offering the convenience of Flash multi-programming features, this device can provide fire alarm and single type smoke detectors systems with a simple, robust, and cost effective solution as a complete set of semiconductor product to implement the smart alarm systems.



**Figure 1. A96L414/A96L416 Block Diagram**

# <span id="page-0-0"></span>**Reference documents**

- A96L414/A96L416 Datasheet: It includes information on mechanical characteristics, development methods, and ordering information. It is available at ABOV website, [https://www.abovsemi.com.](https://www.abovsemi.com/)
- SDK 51 User's guide (System Design Kit): It was released by Intel in 1982. It contains all of components of a single board computer based on Intel's 8051 single chip microcomputer.
- Information on Mentor Graphics 8051 microcontroller: This technical document is provided at Mentor® website, <https://www.mentor.com/products/ip/peripheral/microcontroller/>

# **Contents**





















# **List of figures**













# **List of tables**









#### **Description** 1

A96L414/A96L416 is an advanced CMOS 8-bit microcontroller with 8/16Kbytes of FLASH. This is a powerful microcontroller which provides low power consumption and cost effective solution to smoke detector applications. A96L414/A96L416 supports power down modes to reduce power consumption.

[Table 1](#page-11-1) introduces features of A96L414/A96L416 and peripheral counts.

#### <span id="page-11-0"></span> $1.1$ **Device overview**

<span id="page-11-1"></span>

#### **Table 1. A96L414/A96L416 Device Features and Peripheral Counts**



<b>Peripheral</b>	A96L414/A96L416		
Constant sink current generator	$2$ -ch $\bullet$		
	16-steps selectable		
	Max. 274mA sink current		
<b>USART</b>	UART + SPI		
	8-bit UART x 1-ch		
	8-bit SPI x 1-ch ٠		
Interrupt sources	External interrupts: EINT0/1/2/3/10/11/12, 7 ٠		
	Timer0/1/2, 3 $\bullet$		
	WDT <sub>1</sub> $\bullet$		
	BIT <sub>1</sub> $\bullet$		
	12C <sub>1</sub> ٠		
	ADC 1		
	<b>USART Rx/Tx2</b>		
Internal RC oscillator	4MHz $\pm$ 3.0% (T <sub>A</sub> = -40°C to +85°C)		
Power down mode	STOP, IDLE		
Operating voltage and frequency	2.0V to 3.6V @ 0.5 to 4.0MHz with HFIRC $\bullet$		
	2.0V to 3.6V @ 32KHz with LFIRC $\bullet$		
	Voltage dropout converter included for core		
Minimum instruction execution time	0.25us @ 4MHz HFIRC		
Operating temperature	-40°C to +85°C		
Package type	20 TSSOP $\bullet$		
	16 SOPN		
	Pb-free package		

**Table 1. A96L414/A96L416 Device Features and Peripheral Counts (continued)**



#### <span id="page-13-0"></span> $1.2$ **Block diagram**

[Figure 2](#page-13-1) describes A96L414/A96L416 in a block diagram.



<span id="page-13-1"></span>**Figure 2. A96L414/A96L416 Block Diagram**



#### 2 **Pinouts and pin descriptions**

In this chapter, A96L414/A96L416 pinouts and pin descriptions are introduced.

#### <span id="page-14-0"></span> $2.1$ **Pinouts**





<span id="page-14-1"></span>

<span id="page-14-2"></span>when the 16-pin package is used.

**Figure 4. A96L414AE/A96L416AE 16 SOPN Pinouts**



#### <span id="page-15-0"></span> $2.2$ **Pin description**

<span id="page-15-1"></span>

### **Table 2. 20 TSSOP Pin Description**



Pin name	I/O	<b>Function</b>	@reset	<b>Shared with</b>
<b>T2O</b>	I/O	Timer 2 interval output		P20/PWM2O/SDA/EINT12
PWM0O	I/O	Timer 0 pulse output		P11/T0O/EINT10
PWM1O	I/O	Timer 1 pulse output		P14/T1O/SCL/EINT11
PWM <sub>20</sub>	I/O	Timer 2 pulse output		P20/T2O/SDA/EINT12
EC <sub>0</sub>	I/O	Timer 0 event count input		P12/(TXD/MOSI)/DSCL
EC <sub>1</sub>	I/O	Timer 1 event count input		P13/(RXD/MISO)/DSDA
EC <sub>2</sub>	I/O	Timer 2 event count input		P21/SCK/(SCL)
AN <sub>0</sub>	I/O	A/D converter input analog	Input	P00/OP1OUT/EINT0
AN <sub>1</sub>		channels		P01/OP1N/EINT1
AN <sub>2</sub>				P02/OP1P
AN <sub>3</sub>				P03/OP0OUT
AN4				P22/RXD/MISO
AN <sub>5</sub>				P23/TXD/MOSI
AN <sub>6</sub>				P15/LDO23/SS/(SDA)
LDO23	I/O	LDO voltage output	Input	P15/AN6/SS/(SDA)
OP <sub>0</sub> P	I/O	OP-AMP 0 positive input	Input	P05
<b>OP0N</b>	I/O	OP-AMP 0 negative input	Input	P04
OP0OUT	I/O	OP-AMP 0 output	Input	P03/AN3
OP <sub>1</sub> P	I/O	OP-AMP 1 positive input	Input	P02/AN2
OP <sub>1</sub> N	I/O	OP-AMP 1 negative input	Input	P01/AN1/EINT1
OP1OUT	I/O	OP-AMP 1 output	Input	P00/AN0/EINT0
<b>TXD</b> I/O		<b>UART</b> data output	Input	P23/AN5/MOSI
				(P12/EC0/MOSI/DSCL)
I/O <b>RXD</b> UART data input		Input	P22/AN4/MISO	
				(P13/EC1/MISO/DSDA)
<b>MOSI</b> I/O SPI master output, slave input		Input	P23/AN4/RXD	
			(P12/EC0/TXD/DSCL)	
<b>MISO</b> I/O SPI master input, slave output		Input	P22/AN4/RXD	
				(P13/EC1/RXD/DSDA)
<b>SCK</b> I/O		SPI clock input/output	Input	P21/EC2(SCL)
				(P10/RESETB)
$\overline{\text{SS}}$	I/O	SPI slave select input	Input	P15/AN6/LDO23/(SDA)
ICS <sub>0</sub>	I/O	Constant sink current pins	Input	P06/EINT2
ICS1				P07/EINT3

**Table 2. 20 TSSOP Pin Description (continued)**







#### **NOTES**:

1. The P10/RESETB pin is configured as one of the P10/SCK and the RESETB pin by the "CONFIGURE OPTION".

2. If the P13/DSDA and P12/DSCL pins are connected to an emulator during reset or power-on reset, the pins are automatically configured as the debugger pins.

3. The P13/DSDA and P12/DSCL pins are configured as inputs with an internal pull-up resistor only during the reset or power-on reset.



#### 3 **Port structures**

#### <span id="page-18-0"></span>**GPIO port structure**  $3.1$



**Figure 5. General Purpose I/O Port Structure**

<span id="page-18-1"></span>



#### <span id="page-19-0"></span> $3.2$ **External interrupt I/O port structure**

<span id="page-19-1"></span>**Figure 6. External Interrupt I/O Port Structure**



#### 4 **Memory organization**

A96L414/A96L416 addresses three separate memory spaces:

- Program memory
- Data memory
- XRAM memory

By means of this logical separation of the memory, 8-bit CPU address can access the data memory more rapidly. 16-bit data memory address is generated through the DPTR register.

A96L414/A96L416 provides on-chip 8/16 Kbytes of the ISP type Flash program memory, which is readable and writable. Internal data memory (iRAM) is 256 bytes and it includes the stack area. External data memory (XRAM) is 256/768 bytes.

#### <span id="page-20-0"></span> $4.1$ **Program memory**

A 16-bit program counter is capable of addressing up to 64 Kbytes, but A96L414/A96L416 has only 8/16 Kbytes program memory space. After reset, CPU begins execution from location 0000H. Each interrupt is assigned to a fixed location of the program memory. The interrupt causes the CPU to jump to that location, where it commences an execution of a service routine.

For example, an external interrupt 1 is assigned to location 000BH. If the external interrupt 1 is going to be used, its service routine must begin at location 000BH. If the interrupt is not going to be used, its service location is available as general purpose program memory. If an interrupt service routine is short enough (frequent cases with a control application), the service routine can reside entirely within an 8 byte interval.

A longer service routine can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use. [Figure 7](#page-21-1) shows a map of the lower part of the program memory.





**Figure 7. Program Memory**

<span id="page-21-1"></span>More detailed description of program memory is introduced in **[chapter 19. Flash](#page-150-0) memory** later part in this document.

#### <span id="page-21-0"></span>**Internal data memory** 4.2

Internal data memory is divided into three spaces as shown in [Figure 8.](#page-22-0) Those three spaces are generally called as,

- Lower 128 bytes
- Upper 128 bytes
- Special Function Registers (SFR space)

Internal data memory addresses are always one byte wide, which implies an address space of 256 bytes.

In fact, the addressing modes of the internal data memory can accommodate up to 384 bytes by using a simple trick. Direct addresses higher than 7FH access one memory space and indirect addresses higher than 7FH access a different memory space. By means of this method, the upper 128 bytes and SFR space can occupy the same block of addresses, 80H through FFH, although they are physically separate entities as shown in [Figure 8.](#page-22-0)





**Figure 8. Internal Data Memory Map**

<span id="page-22-0"></span>The lower 128 bytes of RAM are present in all 8051 devices as mapped in [Figure 9.](#page-23-0) The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing.

The next 16 bytes above the register banks form a block of bit-addressable memory space. The 8051 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

Entire bytes in the lower 128 bytes can be accessed by either direct or indirect addressing, while the upper 128 bytes RAM can only be accessed by indirect addressing. These spaces are used for data RAM and stack.





<span id="page-23-0"></span>**Figure 9. Lower 128 bytes Internal RAM**



#### <span id="page-24-0"></span>4.3 **Extended SFR and data memory area**

A96L414/A96L416 has 256/768 bytes XRAM and XSFR registers. Extended SFR area has no relation with RAM nor FLASH. This area can be read or written to by using SFR in 8-bit unit.



Figure 10. Extended SFR (XSFR) Area

#### <span id="page-24-2"></span><span id="page-24-1"></span>**Data Flash area**  $S_{\text{S}}$   $\sim$   $S_{\text{S}}$   $\sim$   $S_{\text{S}}$   $\sim$   $S_{\text{S}}$   $\sim$   $S_{\text{S}}$   $\sim$   $S_{\text{S}}$   $\sim$

Data Flash area has no relation with RAM nor FLASH. This area can be read by using DPTR. Data Flash area can be erased or written to by using a buffer.



### **Figure 11. Data Flash Area**

<span id="page-24-3"></span>Detailed information about the Data Flash, please refer to **[Chapter 20](#page-166-0) Data Flash memory**.



#### <span id="page-25-0"></span>**SFR map** 4.5

In this section, information of SFR map and map summaries are introduced through [Table 3,](#page-25-3) [Table 4,](#page-25-4) [Table 5,](#page-26-1) and [Table 6.](#page-30-1)

### <span id="page-25-1"></span>**4.5.1 SFR map summary**

<span id="page-25-3"></span>

### **Table 3. SFR Map Summary**

**NOTE**: Registers 00H/8H are bit-addressable.

#### <span id="page-25-2"></span>**4.5.2 Extended SFR map summary**

### **Table 4. XSFR Map Summary**

<span id="page-25-4"></span>

**NOTE**: Registers 00H/8H are bit-addressable.



## <span id="page-26-0"></span>**4.5.3 SFR map**

<span id="page-26-1"></span>

















## <span id="page-30-0"></span>**4.5.4 Extended SFR map**

<span id="page-30-1"></span>



### <span id="page-31-0"></span>**4.5.5 SFR map**







## **DPH1 (Data Pointer Register High 1): 85H**







#### 5 **Ports**

#### <span id="page-33-0"></span> $5.1$ **I/O ports**

A96L414/A96L416 has three groups of I/O ports, P0, P1 and P2. Each port can be easily configured as an input pin, an output, or an internal pull up and open-drain pin by software. The port configuration pursues to meet various system configurations and design requirements. P0, P1 and P2 have a function generating interrupts in accordance with a change of state of the pin.

#### <span id="page-33-1"></span> $5.2$ **Port registers**

### <span id="page-33-2"></span>**5.2.1 Data register (Px)**

Data register (Px) is related to a bidirectional I/O port. If a port is configured as an output port, data can be written to the corresponding bit of the Px. If a port is configured as an input, data can be read from the corresponding bit of the Px.

### <span id="page-33-3"></span>**5.2.2 Direction register (PxIO)**

Each I/O pin can be used as an input or an output independently by setting a PxIO register. If a bit is cleared in this read/write register, the corresponding pin of Px will be an input. While setting bits in this register will configure the corresponding pins to output.

Most bits are cleared by a system reset, but some bits are set by the system reset.

### <span id="page-33-4"></span>**5.2.3 Pull-up register selection register (PxPU)**

On-chip pull-up resistors can be connected to I/O ports individually by configuring a pull-up resistor selection register (PxPU). Setting a PxPU register can enable or disable a pull-up resister of each port. If a certain bit in PxPU register is 1, a pull-up resister of the corresponding pin is enabled. While the bit is 0, the pull-up resister is disabled. All bits are cleared by a system reset.

### <span id="page-33-5"></span>**5.2.4 Open-drain sele**c**tion register (PxOD)**

There are internal open-drain selection registers (PxOD) for Px. Setting a PxOD register can enable or disable an open-drain of each port.

Most ports become push-pull by a system reset, but some ports become open-drain by the system reset.

### <span id="page-33-6"></span>**5.2.5 Debounce enable register (P0DB, P12DB)**

P00, P01, P06, P07, P11, P14, P20 and P21 support a debounce function. Debounce clocks of the ports are fx/1, fx/4, fx/16, and fx/64 respectively.



#### <span id="page-34-0"></span>**5.2.6 Port function selection register (P0FSRH, P0FSRL, P1FSRH, P1FSRL, P2FSR)**

Port function selection registers define alternative functions of ports. Please remember that these registers must be set properly for alternative port functions. A reset clears the P0FSRH, P0FSRL, P1FSRH, P1FSRL and P2FSR register to '00H', which makes all pins to normal I/O ports.

#### <span id="page-34-1"></span>**5.2.7 Register map**

<span id="page-34-2"></span>



#### <span id="page-35-0"></span> $5.3$ **Port P0**

### <span id="page-35-1"></span>**5.3.1 Port description of P0**

As an 8-bit I/O port, P0 controls the following registers:

- P0 data register (P0)
- P0 direction register (P0IO)
- P0 debounce enable register (P0DB)
- P0 pull-up resistor selection register (P0PU)
- P0 open-drain selection register (P0OD)
- P0 Function selection registers (P0FSRH/P0FSRL)

### <span id="page-35-2"></span>**5.3.2 Register description of P0**

### **P0 (P0 Data Register): 80H**



P0[7:0] I/O Data

### **P0IO (P0 Direction Register): 91H**



Initial value: 00H

P0IO[7:0] P0 Data I/O Direction.

- 0 Input
- 1 Output

**NOTE:** EINT0/EINT1/EINT2/EINT3 function possible when input

### **P0PU (P0 Pull-up Resistor Selection Register): 93H**




# **P0OD (P0 Open-drain Selection Register): 92H**



0 Push-pull output 1 Open-drain output

# **P0DB (P0 Debounce Enable Register): 96H**



- 1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
- 2. A pulse level should be input for the duration of 3 clocks or more to be actually detected as a valid edge.
- 3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.





# **P0FSRH (Port 0 Function Selection High Register): 95H**





### **P0FSRL (Port 0 Function Selection Low Register): 94H**

**NOTES**:

- 1. If OP-AMP0 is used, the P03 pin must be set to OP0OUT function regardless of using internal or external gain resistors.
- 2. If OP-AMP1 is used, the P00, P01, and P02 pins must be set to OP1OUT, OP1N, and OP1P functions regardless of using internal or external gain resistors.



### **Port P1**  $5.4$

# **5.4.1 Port description of P1**

As a 6-bit I/O port, P1 controls the following registers:

- P1 data register (P1)
- P1 direction register (P1IO)
- P1 pull-up resistor selection register (P1PU)
- P1/P2 debounce enable register (P12DB)
- P1 open-drain selection register (P1OD)
- P1 Function selection registers (P1FSRH/P1FSRL)

# **5.4.2 Register description of P1**

# **P1 (P1 Data Register): 88H**



P1[5:0] I/O Data

# **P1IO (P1 Direction Register): 99H**



Initial value: 00H

P1IO[5:0] P1 Data I/O Direction.

0 Input

1 Output

**NOTE:** EINT10/EINT11/EC0/EC1/SS function possible when input

# **P1PU (P1 Pull-up Resistor Selection Register): 9BH**





### **P1OD (P1 Open-drain Selection Register): 9AH**



0 Push-pull output

1 Open-drain output

### **P12DB (P1/P2 Debounce Enable Register): 9EH**



**NOTES**:

- 1. If the same level is not detected on enabled pin three or four times in a row at the sampling clock, the signal is eliminated as noise.
- 2. A pulse level should be input for the duration of 3 clocks or more to be actually detected as a valid edge.
- 3. The port debounce is automatically disabled at stop mode and recovered after stop mode release.
- 4. Refer to the port 0 debounce enable register (P0DB) for the debounce clock of port 1 and 2.





# **P1FSRH (Port 1 Function Selection High Register): 9DH**

# **P2RL (Port 1 Function Selection Low Register): 9**





# **5.5.1 Port description of P2**

 $5.5$ 

As a 4-bit I/O port, P2 controls the following registers:

- P2 data register (P2)
- P2 direction register (P2IO)
- P2 pull-up resistor selection register (P2PU)
- P2 open-drain selection register (P2OD)
- P2 function selection register (P2FSR)

# **5.5.2 Register description of P2**

# **P2 (P2 Data Register): 90H**



Initial value: 00H

P2[3:0] I/O Data

# **P2IO (P2 Direction Register): A1H**



Initial value: 00H

Initial value: 00H

P2IO[3:0] P2 Data I/O Direction.

0 Input

### 1 Output

**NOTE:** EINT12 /EC2 function possible when input

### **P2PU (P2 Pull-up Resistor Selection Register): D3H**



P2PU[3:0] Configure Pull-up Resistor of P2 Port

0 Disable 1 Enable





# **P2OD (P2 Open-drain Selection Register): D2H**

0 Push-pull output

1 Open-drain output

# **P2FSR (Port 2 Function Selection Register): D4H**





### 6 **Interrupt controller**

Up to 16 interrupt sources are available in the A96L414/A96L416. Allowing software control, each interrupt source can be enabled by defining separate enable register bit associated with it. It can also have four levels of priority assigned. The non-maskable interrupt source is always enabled with a higher priority than any other interrupt sources, and is not controllable by software.

The interrupt controller features the followings:

- Receives requests from 16 interrupt sources
- 6 group priority
- 4 priority levels
- Multi interrupt possibility
- If requests of different priority levels are received simultaneously, a request with higher priority level is served first.
- Each interrupt source can be controlled by an EA bit and an IEx bit
- Interrupt latency varies ranging from 3 to 9 machine cycles in a single interrupt system.

Non-maskable interrupt is always enabled, while maskable interrupts can be enabled through four pairs of interrupt enable registers (IE, IE1, IE2, and IE3). Each bit of the four registers can individually enable or disable a particular interrupt source. Especially bit 7 (EA) in the register IE provides overall control. It must be set to '1' to enable interrupts as introduced in the followings:

- When EA is set to '0'  $\rightarrow$  All interrupts are disabled.
- When EA is set to '1'  $\rightarrow$  A particular interrupt can be individually enabled or disabled by the associate bit of the interrupt enable registers.

EA is always cleared to '0' jumping to an interrupt service vector and set to '1' executing the [RETI] instruction. A96L414/A96L416 supports a four-level priority scheme. Each maskable interrupt is individually assigned to one of the four levels according to IP and IP1.







<span id="page-45-0"></span>[Figure 12](#page-45-0) introduces interrupt groups and their priority levels that is available for sharing interrupt priority. Priority of a group is set by 2 bits of Interrupt Priority (IP) registers: 1 bit from IP and another 1 bit from IP1.

Interrupt Service Routine serves an interrupt having higher priority first. If two requests of different priority levels are received simultaneously, the request with higher priority level is served prior to the lower one.

### $6.1$ **External interrupt**

External interrupts on pins of INT0 to INT5 receive various interrupt requests in accordance with the external interrupt polarity 0 register (EIPOL0) and external interrupt polarity 1 register (EIPOL1) as shown in [Figure 13.](#page-45-1) Each external interrupt source has enable/disable bits. An external interrupt flag register (EIFLAG) provides status of the external interrupts.



<span id="page-45-1"></span>**Figure 13. External Interrupt Description**





### $6.2$ **Interrupt controller block diagram**

**Figure 14. Interrupt Controller Block Diagram**

<span id="page-46-0"></span>

In [Figure 14,](#page-46-0) release signal for STOP and IDLE mode can be generated by all interrupt sources which are enabled without reference to priority level. An interrupt request will be delayed while data is written to one of the registers IE, IE1, IE2, IE3, IP, IP1, and PCON.

#### $6.3$ **Interrupt vector table**

When a certain interrupt occurs, a LCALL (Long Call) instruction pushes the contents of the PC (Program Counter) onto the stack, and loads the appropriate vector address. CPU pauses from its current task for some time and processes the interrupt at the vector address.

Interrupt controller supports 24 interrupt sources and each interrupt source has a determined priority order as shown in [Table 8.](#page-47-0)

<span id="page-47-0"></span>

**Table 8. Interrupt Vector Address Table**



To execute the maskable interrupts, both EA bit and a corresponding bit of IEx associated with a specific interrupt source must be set to '1'. When an interrupt request is received, a particular interrupt request

flag is set to '1' and maintains its status until CPU accepts the interrupt. After the interrupt acceptance, the interrupt request flag will be cleared automatically.

#### $6.4$ **Interrupt sequence**

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to '0' by a reset or an instruction. The interrupt acceptance always happens at the last cycle of the instruction process. So rather than fetching the current instruction, CPU executes internally LCALL instruction and saves a PC onto the stack.

To begin an ISR (Interrupt Service Routine), the interrupt controller uses a branch instruction LJMP (Long Jump). The interrupt controller gives address of LJMP instruction to CPU. Since the end of the execution of current instruction, it needs 3~9 machine cycles to go to the interrupt service routine. The interrupt service task is terminated by the interrupt return instruction [RETI]. Once an interrupt request is generated, the following process is performed.

[Table 9](#page-48-0) introduces LJMP example code.

<span id="page-48-0"></span>

<b>Instruction</b>	LJMP			
<b>Example code</b>	<b>LJMP 4000H</b>			
	<b>Address</b>	Data	Instruction	
	1280H	02	LJMP 4000H	
	1281H	40		
	1282H	$00\,$		
	1283H	E4	CLR A	NOTE:
				After finishing LJMP, NOP
	4000H	$00\,$	<b>NOP</b>	located at the address 400H will
	4001H	23	RL A	be executed as
				the next instruction.

**Table 9. LJMP Description and Example Code**







<span id="page-49-0"></span>**Figure 15. Interrupt Sequence Flow**



### 6.5 **Effective timing after controlling interrupt bit**

Case A in [Figure 16](#page-50-0) shows an effective time of Control Interrupt Enable Register (IE, IE1, IE2, and IE3).



**Figure 16. Case A: Effective Timing of Interrupt Enable Register**

<span id="page-50-0"></span>Case B in [Figure 17](#page-50-1) shows an effective time of Interrupt Flag Register.



<span id="page-50-1"></span>**Figure 17. Case B: Effective Timing of Interrupt Flag Register**



#### 6.6 **Multi interrupt**

If two requests of different priority levels are received simultaneously, the request with higher priority level is served first. If more than one interrupt request are received, the interrupt polling sequence determines which request is served first by hardware. However, for special features, multi-interrupt processing can be executed by software.



**Figure 18. Effective Timing of Multi Interrupt**

<span id="page-51-0"></span>[Figure 18](#page-51-0) shows an example of multi-interrupt processing. While INT1 is served, INT0 which has higher priority than INT1 is occurred. Then INT0 is served immediately, then remain part of INT1 service routine is executed. If the priority level of INT0 is same or lower than INT1, INT0 will be served after the INT1 service has completed.

An interrupt service routine can be interrupted only by an interrupt with higher priority, and if two interrupts of different priority occur at the same time, the interrupt with higher priority level will be served first. An interrupt cannot be interrupted by another interrupt with the same or a lower priority level. If two interrupts having the same priority level occur simultaneously, the service order for those interrupts will be determined by the scan order.



### 6.7 **Interrupt enable accept timing**

[Figure 19](#page-52-0) implies that some period of time is required to response to the latched interrupt signal. In this figure, 4 machine cycles will be taken for the processes of LCALL and LJMP.



### <span id="page-52-0"></span>**Figure 19. Interrupt Response Timing Diagram** 6.8 **Interrupt Service Routine address**

As shown in [Figure 20,](#page-52-1) ISR can be placed at any other location in program memory, and program memory must provide an unconditional jump to the starting address of ISR from the corresponding vector address.



<span id="page-52-1"></span>**Figure 20. Correspondence between Vector Table Address and ISR Entry Address**



#### 6.9 **Saving/ restore general-purpose registers**

Let's assume there occurs an urgent condition. CPU needs to pause from its current task (Main Task in [Figure 21\)](#page-53-0) for some time to execute something else (Interrupt Service Task in [Figure 21\)](#page-53-0). After finishing the something else, CPU will return to the current task (Main Task).



**Figure 21. Saving and Restore Process Diagram and Example Code**

<span id="page-53-0"></span>Example code in [Figure 21](#page-53-0) performs the followings:

- 1. Interrupt INTXX occurs.
- 2. PUSH PSW: the SP is incremented by one, and the value of the specified byte operand is stored at the internal RAM address indirectly referenced by the SP.
- 3. PUSH DPL, PUSH DPH: PSW in memory stack by help of PUSH instruction.
- 4. CPU stores low
- 5. CPU pops the value of flag register and stores it in register H by help of POP Instruction.



#### 6.10 **Interrupt timing**

As seen in [Figure 22](#page-54-0) below, an interrupt source is sampled at the last cycle of a command. Upon the sampling, low 8-bit of interrupt vector is decided.

M8051W core makes the interrupt acknowledge at the first cycle of a command, executes LCALL instruction to jump interrupt routine at the address referenced by INT\_VEC.

<span id="page-54-0"></span>



### 6.11 **Interrupt register**

Interrupt registers are memory space used to control interrupt functions. As shown in [Table 10,](#page-56-0) the interrupt registers consist of Interrupt Enable Registers, Interrupt Priority Registers, External Interrupt Flag Registers, and External Interrupt Polarity Register.

# **6.11.1 Interrupt Enable registers (IE, IE1, IE2, IE3)**

Interrupt enable register consists of global interrupt control bit (EA) and peripheral interrupt control bits. Total 24 peripherals are able to control interrupts.

# **6.11.2 Interrupt Priority registers (IP, IP1)**

24 interrupts are divided into 6 groups where each group has 4 interrupt sources respectively. A group can be assigned 4 levels of interrupt priority by using an interrupt priority register. Level 3 is the highest priority, while level 0 is the lowest priority. After a reset, IP and IP1 are cleared to '00H'. If interrupts have the same priority level, lower number interrupt is served first.

# **6.11.3 External Interrupt Flag register (EIFLAG)**

External interrupt flag (EIFLAG) is set to '1' when the external interrupt generating condition is satisfied. The flag is cleared when the interrupt service routine is executed. Alternatively, the flag can be cleared by writing '0' to it.

# **6.11.4 External Interrupt Polarity registers (EIPOL0, EIPOL1)**

External interrupt polarity 0 register (EIPOL0) and external interrupt polarity 1 register (EIPOL1) determine one from rising edge, falling edge, and both edges for interrupt. No interrupt is at any edge by default.



# **6.11.5 Register map**

<span id="page-56-0"></span>

# **6.11.6 Interrupt register description**

# **IE (Interrupt Enable Register): A8H**





# **IE1 (Interrupt Enable Register 1): A9H**



# **IE2 (Interrupt Enable Register 2): AAH**



# **IE3 (Interrupt Enable Register 3): ABH**





### **IP (Interrupt Priority Register): B8H**



Initial value: 00H

# **IP1 (Interrupt Priority Register 1): F8H**





# **EIFLAG (External Interrupt Flag Register): A0H**



# **EIPOL0 (External Interrupt Polarity 0 Register): A4H**





# **EIPOL1 (External Interrupt Polarity 1 Register): A5H**





### $\overline{7}$ **Clock generator**

As shown in [Figure 23,](#page-60-0) a clock generator produces basic clock pulses which provide a CPU and peripherals with a system clock. A default system clock is a 1MHz HF INT-RC oscillator and default division rate is four. To stabilize system internally, it is used 1MHz HF INT-RC oscillator on POR.

A96L414/A96L416 incorporates three types of oscillators:

- Calibrated HF Internal RC Oscillator (4MHz)
	- HF INT-RC OSC/8 (0.5MHz)
	- HF INT-RC OSC/4 (1MHz, default system clock)
	- HF INT-RC OSC/2 (2MHz)
	- HF INT-RC OSC/1 (4MHz)
- Internal WDTRC Oscillator (1KHz)
- LF INT-RC Oscillator(32KHz)

#### $7.1$ **Block diagram**



<span id="page-60-0"></span>**Figure 23. Clock Generator in Block Diagram**



### **Register map**  $7.2$



# **Table 11. Clock Generator Register Map**

### $7.3$ **Register description**

# **SCCR (System and Clock Control Register): 8AH**





**NOTE:** If a target system clock is disabled by the OSCCR register, the SCCR register won't be changed in case of selecting the corresponding clock as a system clock.

# **OSCCR (Oscillator Control Register): C8H**











ITRM[7:0] Internal RC Trim bits.

These bits are read from "Configure Area" when a system reset occurs. These bits provide a user programmable trimming value on operation. The range is -128 to +127. The ITRM7 is sign bit. The IRC frequency is faster by minus value and slower by plus. The frequency is changed by about 11[kHz] step-by-step. This register can be written with valid ID value and IRCTCR=0xB3.



# **Figure 24. IRCTRM Value vs. IRC Frequency Graph**

**NOTE:** Due to the HFIRC 4MHz filter, more than 5.5MHz frequency range can't measure.





# **IRCTCR (Internal RC Trim Control Register): 8FH**



### **Basic Interval Timer (BIT)** 8

A96L414/A96L416 has a free running 8-bit Basic Interval Timer (BIT). This BIT generates the time base for Watchdog Timer counting, and provides a basic interval timer interrupt (BITIFR).

The BIT of A96L414/A96L416 features the followings:

- During Power On, BIT gives a stable clock generation time
- On exiting Stop mode, BIT gives a stable clock generation time
- As a timer, BIT generates a timer interrupt.

#### $8.1$ **Block diagram**



**Figure 25. Basic Interval Timer in Block Diagram**

#### $8.2$ **Register map**

### **Table 12. Basic Interval Timer Register Map**





### 8.3 **Register description**

# **BITCNT (Basic Interval Timer Counter Register): 8CH**



BITCNT[7:0] BIT Counter

# **BITCR (Basic Interval Timer Control Register): 8BH**





### **Watchdog Timer (WDT)** 9

Watchdog Timer (WDT) is used to rapidly detect the CPU malfunctions such as endless looping caused by noise. In addition, it is used to resume the CPU in a normal state. A watchdog timer signal for malfunction detection can be used as either a CPU reset or an interrupt request. When the Watchdog Timer is not being used for the detection of the CPU malfunctions, it can be used as a timer generating an interrupt at fixed intervals.

The Watchdog Timer can be used in a free running 8-bit timer mode or in a Watchdog Timer mode by setting WDTRSON bit, which is WDTCR[5]. If '1' is written to WDTCR[5], WDT counter value is cleared and counts up. After 1 machine cycle, this bit is cleared to '0' automatically.

The Watchdog Timer consists of an 8-bit binary counter and the Watchdog Timer Data Register. When value of an 8-bit binary counter is equal to the 8 bits of WDTCNT, an interrupt request flag is generated. This can be used as a watchdog timer interrupt or a reset of CPU in accordance with a bit WDTRSON.

The input clock source of Watchdog Timer is BIT overflow, LFIRC, WDTRC. Interval of the watchdog timer interrupt is decided by the BIT overflow period and WDTDR set value. Equation of the WDT interrupt interval is described in the followings:

WDT Interrupt Interval = (BIT Interrupt Interval) X (WDTDR Value+1)

WDT Interrupt Interval = 2048/fLFIRC x (WDTDR Value+1) when LFIRC

WDT Interrupt Interval =  $64$ /f<sub>WDTRC</sub> x (WDTDR Value+1) when WDTRC



#### 91 **Block diagram**



#### $9.2$ **WDT interrupt timing waveform**

[Figure 27](#page-67-0) shows a timing diagram when a Watchdog Timer generates system reset signal and an interrupt signal.



**Figure 27. Watchdog Timer Interrupt Timing Waveform**

#### <span id="page-67-0"></span>9.3 **Register map**





#### <span id="page-68-0"></span> $9.4$ **Register description**

### **WDTCNT (Watchdog Timer Counter Register: Read Case): 8EH**



WDTCNT[7:0] WDT Counter

### **WDTDR (Watchdog Timer Data Register: Write Case): 8EH**



WDTDR[7:0] Set a period

WDT Interrupt Interval is as follows:

(BIT Interrupt Interval) x(WDTDR Value+1)

64/fWDTRC x (WDTDR Value+1) when WDTRC

• 2048/fLFIRC x (WDTDR Value+1) when LFIRC

**NOTE:** Do not write "0" in the WDTDR register.

# **WDTCR (Watchdog Timer Control Register): 8DH**





### **TIMER 0/1/2** 10

A 16-bit timer 0/1/2 incorporates a multiplexer and six registers such as timer 0/1/2A data register high/low, timer 0/1/2B data register high/low, and timer 0/1/2 control register high/low (TnADRH, TnADRL, TnBDRH, TnBDRL, TnCRH, TnCRL).

TIMER 0/1/2 operates in one of four operating modes:

- 16-bit capture mode
- 16-bit timer/ counter mode
- 16-bit PPG output mode (one-shot mode)
- 16-bit PPG output mode (repeat mode)

Specifically in capture mode, data is captured into input capture data register (TnBDRH/TnBDRL) by EINT10/EINT11/EINT12. Timer 0/1/2 outputs the comparison result between counter and data register through TnO port in timer/counter mode. Timer 0/1/2 outputs PWM wave form through PWMnO port in the PPG mode).

A timer/counter 0/1/2 uses an internal clock or an external clock (ECn) as an input clock source. The clock sources are introduced below, and one is selected by clock selection logic which is controlled by clock selection bits (TnCK[2:0]).

Timer  $0/1/2$  clock sources:  $f_x/1$ , 2, 4, 8, 64, 512, 2048 and ECn



### **Table 13. TIMER 0/1/2 Operating Modes**



#### $10.1$ **16-bit timer/ counter mode**

16-bit timer/counter mode is selected by control register as shown in [Figure 28.](#page-70-0) This figure shows that a 16-bit timer has a counter and data registers. Counter registers have increasing values by internal or external clock input. TIMER 0/1/2 can use the input clock with one of 1, 2, 4, 8, 64, 512 and 2048 prescaler division rates (TnCK[2:0]).

When the value of TnCNTH, TnCNTL and the value of TnADRH, TnADRL are identical each other in Timer 0/1/2, a match signal is generated and the interrupt of Timer 0/1/2 occurs.

The TnCNTH, TnCNTL value is automatically cleared by match signal. It can be cleared by software (TnCC) too.

The external clock (ECn) counts up the timer at the rising edge. If the ECn is selected as a clock source by TnCK[2:0], ECn port should be set to the input port by P11IO/P14IO/P20IO bit.



<span id="page-70-0"></span>**Figure 28. 16-bit Timer/ Counter Mode of TIMER 0/1/2**





**Figure 29. 16-bit Timer/ Counter 0/1/2 Interrupt Example**


#### $10.2$ **16-bit capture mode**

16-bit timer 0/1/2 capture mode is set by configuring TnMS[1:0] as '01'. It uses an internal/external clock as a clock source. Basically, the 16-bit timer 0/1/2 capture mode has the same function as the 16-bit timer/counter mode, and the interrupt occurs when TnCNTH/TnCNTL is equal to TnADRH/TnADRL. The TnCNTH, TnCNTL values are automatically cleared by match signal. It can be cleared by software (TnCC) too.

A timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer. Capture result is loaded into TnBDRH/TnBDRL. According to EIPOL1 registers settings, the external interrupt EINT10/EINT11/EINT12 function is selected. EINT10/EINT11/EINT12 pin must be set as an input port.







**Figure 31. Input Capture Mode Operation of TIMER 0/1/2**



**Figure 32. Express Timer Overflow in Capture Mode**



#### **16-bit PPG mode**  $10.3$

TIMER 0/1/2 has a PPG (Programmable Pulse Generation) function. In PPG mode, TnO/PWMnO pin outputs up to 16-bit resolution PWM output.

For this function, TnO/PWMnO pin must be configured as a PWM output by setting P1FSRL[2] to '1'(T0), P1FSRH[0] to '1'(T1), P2FSR [0] to '1'(T2). Period of the PWM output is determined by TnADRH/TnADRL, and duty of the PWM output is determined by TnBDRH/TnBDRL.



**Figure 33. 16-bit PPG Mode of TIMER 0/1/2**





**Figure 34. 16-bit PPG Mode Timing Chart of TIMER 0/1/2**



#### 10.4 **Block diagram**



- 1. TnEN is automatically cleared to logic '0' after one pulse is generated at a PPG one-shot mode.
- 2. RLDnEN bit must be '0b' when TnEN bit is changed from '0b' to '1b'.

**Figure 35. 16-bit Timer n in Block Diagram (Where n = 0, 1, and 2, m=4, 5, and 6)**

#### 10.5 **Register map**

### **Table 14. TIMER n Register Map (Where n = 0, 1, and 2)**





#### 10.6 **Timer/counter 0/1/2 register description**

## **TnADRH (Timer n A data High Register): B5H/BDH/C5H, Where n = 0, 1, and 2**



## **TnADRL (Timer n A Data Low Register): B4H/BCH/C4H, Where n = 0, 1, and 2**



TnADRL[7:0] Tn A Data Low Byte

**NOTE:** Do not write "0000H" in the TnADRH/TnADRL register when PPG mode

## **TnBDRH (Timer n B Data High Register): B7H/BFH/C7H, Where n = 0, 1, and 2**



TnBDRH[7:0] Tn B Data High Byte

### **TnBDRL (Timer n B Data Low Register): B6H/BEH/C6H, Where n = 0, 1, and 2**



Initial value: FFH

TnBDRL[7:0] Tn B Data Low Byte

### **TnCRH (Timer n Control High Register): B3H/BBH/C3H, Where n = 0, 1, and 2**







# **TnCRL (Timer n Control Low Register): B2H/BAH/C2H, Where n = 0, 1, and 2**



### **10-bit A/D Converter**  $11$

Analog-to-digital (A/D) converter allows conversion of an analog input signal to a corresponding 10-bit digital output. The A/D module has 9 analog inputs, and the output of the multiplexer becomes the input into the converter, which generates a result via successive approximation.

The A/D module incorporates four registers as listed in the followings. Each register can be selected for the corresponding channel by setting ADSEL[3:0]. When conversion is completed, two registers ADCDRH and ADCDRL contain the results of the conversion, the conversion status bit AFLAG is set to '1', and A/D interrupt is set. During the A/D conversion, AFLAG bit is read as '0'.

- A/D converter control high register (ADCCRH)
- A/D converter control low register (ADCCRL)
- A/D converter data high register (ADCDRH)
- A/D converter data low register (ADCDRL)
- LDO control register (LDOCR)

#### $11.1$ **Conversion timing**

A/D conversion process requires 6 clocks to sample and hold, 2 steps (2 clock edges) to convert each bit, and 2 clocks to set up A/D conversion. Therefore, total of 28 clocks are required to complete a 10 bit conversion.

For example, in a case that conversion clock operates with a 2MHz ADC clock frequency, one clock cycle is 0.5 us. Each bit conversion requires 2 clocks, the conversion rate is calculated as follows:

> '6 clocks for S&H' + '2 clocks/bit × 10 bits' + set-up time = 28 clocks 28 clock  $\times$  0.5 us = 14 us at 2 MHz



#### $11.2$ **Block diagram**



- 1. The conversion clock is 14-clock including ADC sample and hold.<br>2. The time of ADC sample/hold and conversion is at least 8usec. The time of ADC sample/hold and conversion is at least 8usec.
- 3. When the LDO is enabled, a 0.1uF capacitor should be connected between LDO23 pin and VSS.
- 4. The LDO should only be used as the reference voltage of A/D converter and OP-amp.

# **Figure 36. 10-bit ADC Block Diagram**



## **Figure 37. AD Analog Input Pin with Capacitor**



## **Figure 38. LDO23 Pin with Capacitor**



### 11.3 **ADC operation**

In this section, ADC operation is described through figures 39 to 41. As shown in [Figure 39,](#page-81-0) ADC conversion starts after configuring ADC Control High/ Low registers. By checking AFLAG, it is defined whether the conversion is completed or not. If AFLG is '1', the conversion is completed and ADC Data High/ Low registers are read to finish ADC operation.



<span id="page-81-0"></span>**Figure 39. ADC Operation Flow**





## **Figure 40. ADC Operation for Align Bit**



## **Figure 41. ADC Timing Chart**



#### $11.4$ **Register map**



## **Table 15. 10-bit ADC Register Map**

### $11.5$ **Register description**

## **ADCDRH (A/D Converter Data High Register): CDH**



ADDM[9:2] MSB align, A/D Converter High Result (8-bit) ADDL[9:8] LSB align, A/D Converter High Result (2-bit)

## **ADCDRL (A/D Converter Data Low Register): CCH**





# **ADCCRH (A/D Converter Control High Register): CBH**







# **ADCCRL (A/D Converter Control Low Register): CAH**



### **Operational amplifier** 12

A96L414/A96L416 offers two channels of an operational amplifier (OP-Amp). OP-Amp consists of three registers such as OP-AMP control register 0 (AMPCR0), OP-AMP control register 1 (AMPCR1), and Chopper control register (CHPCR).

### $12.1$ **Block diagram**



**Figure 42. OP Amp Block Diagram**













#### $12.2$ **Register map**



# **Table 16. OP Amp Register Map**

### $12.3$ **Register description**

# **AMPCR0 (Operational Amplifier Control Register 0): AEH**



**NOTE**: The FILEN bits should always be '0'.





## **AMPCR1 (Operational Amplifier Control Register 1): AFH**

**NOTE:** It is recommended to always keep this register at 0x00 to optimize the OP-Amp noise characteristics.

CHPCK1 CHPCK0 Description 0 0 125 kHz 0 1 167 kHz 1 0 Not available 1 1 Not available



### **USART** 13

USART (Universal Synchronous/Asynchronous Receiver/Transmitter) is a microchip that facilitates communication through a computer's serial port using RS-232C protocol. A96L414/A96L416 incorporates a USART function block inside. The USART function block consists of USART control register1/2/3/4, USART status register, USART baud-rate generation register and USART data register.

Operation mode is selected by the operation mode of USART selection bits (USTMS[1:0]).

It has three operating modes as listed in the followings:

- Asynchronous mode (UART)
- Synchronous mode (USART)
- SPI mode

#### $13.1$ **USART UART mode**

Universal Asynchronous serial Receiver and Transmitter (UART) is a highly flexible serial communication device. Its main features are listed below:

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data Overrun Detection
- Framing Error Detection
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete

The UART has a baud rate generator, a transmitter and a receiver. A baud rate generator is used for asynchronous operation. A transmitter consists of a single write buffer, a serial shift register, parity generator and control logic, and is used for handling different serial frame formats. A write buffer allows continuous transfer of data without any delay between frames. A receiver is the most complex part of the UART module because of its clock and data recovery units. A recovery unit is used for asynchronous data reception. In addition to the recovery unit, the receiver includes a parity checker, a shift register, a two-level receive FIFO (USTDR) and control logic. The receiver supports identical frame formats to the transmitter's and can detect frame error, data overrun and parity errors.



### 13.2 **UART block diagram**



**Figure 45. UART Block Diagram**



#### $13.3$ **Clock generator**

A clock generation logic generates a base clock for the transmitter and the receiver. The USART supports four modes of clock operation such as normal asynchronous mode, double speed asynchronous mode, master synchronous mode and slave synchronous mode.

A clock generation scheme for master SPI and slave SPI mode is the same as master synchronous and slave synchronous operation mode. By configuring USTMS[1:0] bits in USTCR1 register, asynchronous operation or synchronous operation can be selected. Asynchronous double speed mode is controlled by the DBLS bit in the USTCR2 register.

MASTER bit in USTCR3 register controls whether the clock source is internal (master mode, output pin) or external (slave mode, input pin). The SCK pin is active only when the USART operates in synchronous or SPI mode.



**Figure 46. Clock Generator Block Diagram**

[Table 17](#page-92-0) introduces equations for calculating baud rate (in bps).

<span id="page-92-0"></span>

## **Table 17. Equations for Baud Rate Register Settings**



### $13.4$ **External clock (SCK)**

External clocking is used in the synchronous mode of operation.

External clock input from the SCK pin is sampled by a synchronization logic to remove meta-stability. The output from the synchronization logic must be passed through an edge detector before it is used by the transmitter and the receiver. This process brings two CPU clock period delays. The maximum frequency of the external SCK pin is limited up to 1MHz.

#### 13.5 **Synchronous mode operation**

When synchronous or SPI mode is used, the SCK pin will be used as either a clock input (slave) or a clock output (master). Data is sampled and transmitter is issued on different edges of SCK clock respectively.

For example, if data input on RXD (MISO in SPI mode) pin is sampled on the rising edge of SCK clock, data output on TXD (MOSI in SPI mode) pin is altered on the falling edge.

By configuring CPOL bit in USTCR1 register, an edge of SCK clock for data sampling and for data change can be selected. As shown in th[e Figure 47](#page-93-0) below, when CPOL is zero, the data will be changed at rising SCK edge and sampled at falling SCK0 edge.



<span id="page-93-0"></span>**Figure 47. Synchronous Mode SCK Timing (USART)**



#### 13.6 **Data format**

A serial frame is defined as a single character of data bits that consist of synchronization bits (start and stop bits), and optionally a parity bit for error detection.

The UART supports 30 combinations of the followings as valid frame formats.

- 1 start bit
- 5, 6, 7, 8 or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with a start bit, followed by the least significant data bit (LSB). Then the next data bits, up to nine, are succeeding, ending with the most significant bit (MSB). If parity function is enabled, the parity bit is inserted between the last data bit and the stop bit. A high-to-low signal transition on a data pin is considered as start bit. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line enters to an idle state. The idle means high state of data pin.

The following [Figure 48](#page-94-0) shows possible combinations of the frame format. Bits inside brackets are optional.



**Figure 48. Frame Format Diagram**

<span id="page-94-0"></span>Every single frame will have the following bits:

- Idle: no communication on communication line (TxD/RxD)
- St: starting the frame (Start bit: Low)
- Dn: data bits (0 to 8)
- Parity bit: even parity, odd parity, no parity
- Stop bit(s): end of the frame (1 bit or 2 bits)

Frame format of the UART is defined by configuring USTS [2:0], USTP [1:0] and USTSB in registers USTCR1 and USTCR3. The transmitter and the receiver use the same settings.



### $13.7$ **Parity bit**

The parity bit is calculated by doing XOR of all data bits. If odd parity is used, result of the XOR is inverted. The parity bit is located between the MSB and the first stop bit of a serial frame.

$P_{even} = D_{n-1} \wedge ... \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 0$	
$P_{odd} = D_{n-1} \wedge ... \wedge D_3 \wedge D_2 \wedge D_1 \wedge D_0 \wedge 1$	
$P_{even}$ :	Parity bit using even parity
$P_{odd}$ :	Parity bit using odd parity
$D_n$ :	Data bit n of the character

#### **UART transmitter** 13.8

UART transmitter is enabled by setting TXE bit in USTCR2 register. When the Transmitter is enabled, TXD pin must be set to TXD function for the serial output pin of UART. This can be done by configuring P2FSR[7:6]. Baud-rate, operation mode and frame format must be set once before starting any transmission.

## **13.8.1 Sending Tx data**

Data transmission is initiated by loading a transmit buffer (USTDR register I/O location) with data to be transmitted.

The data written in transmit buffer is moved to the shift register when the shift register is ready to send a new frame. The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded with new data, it will transfer one complete frame according to the settings of control registers. If the 9-bit characters are used, the ninth bit must be written to the TX8 bit in USTCR3 register before it is loaded to the transmit buffer (USTDR register).

## **13.8.2 Transmitter flag and interrupt**

The UART transmitter has 2 flags indicating its status. One is a UART data register empty flag (UDRE) and the other is transmit complete flag (TXC). Both flags can be interrupt sources. UDRE flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty, and cleared when the transmit buffer contains data to be transmitted but has not yet been moved into the shift register. This flag can be cleared by writing '0' to this bit position too. Writing '1' to this bit position is prevented.

When the data register empty interrupt enable (UDRIE) bit in USTCR2 register is set and the global interrupt is enabled, UART data register empty interrupt is generated while UDRE flag is set.



The transmit complete (TXC) flag bit is set when the entire frame in the transmit shift register has been shifted out and there is no more data in the transmit buffer. The TXC flag is automatically cleared when the transmit complete interrupt service routine is executed, or it can be cleared by writing '0' to TXC bit in USTST register.

When the transmit complete interrupt enable (TXCIE) bit in USTCR2 register is set and the global interrupt is enabled, UART transmit complete interrupt is generated while TXC flag is set.

## **13.8.3 Parity generator**

A parity generator calculates a parity bit for the serial frame data to be sent. When parity bit is enabled (USTP[1] = 1), the transmitter control logic inserts the parity bit between the MSB and the first stop bit of the frame to be sent.

### **13.8.4 Disabling transmitter**

Disabling the transmitter by clearing TXE bit will not be effective until ongoing transmission is completed. When the Transmitter is disabled, the TXD pin can be used as a normal general purpose I/O (GPIO).



### 13.9 **UART receiver**

UART receiver is enabled by setting RXE bit in USTCR2 register. When the receiver is enabled, the RXD pin must be set to RXD function for the serial input pin of UART. This can be done by configuring by P2FSR [5:4]. Baud-rate, mode of operation and frame format must be set before starting serial reception.

## **13.9.1 Receiving Rx data**

The receiver starts data reception when it detects a valid start bit (LOW) on RXD pin. Each bit after start bit is sampled at pre-defined baud-rate (asynchronous) and shifted into the receive shift register until the first stop bit of a frame is received. Even if there's 2nd stop bit in the frame, the 2nd stop bit is ignored by the receiver. That is, receiving the first stop bit means that a complete serial frame is present in the receiver shift register and contents of the shift register are to be moved into the receive buffer. The receive buffer is read by reading the USTDR register.

If 9-bit characters are used (USTS[2:0] = "111"), the ninth bit is stored in the RX8 bit position in the USTCR3 register. The 9th bit must be read from the RX8 bit before reading the low 8 bits from the USTDR register. Likewise, the error flags FE, DOR, PE must be read before reading the data from USTDR register. It's because the error flags are stored in the same FIFO position of the receive buffer.

## **13.9.2 Receiver flag and interrupt**

The UART receiver has one flag that indicates the receiver's status. Receive complete (RXC) flag indicates whether there are unread data in the receive buffer. This flag is set when there are unread data in the receive buffer, and cleared when the receive buffer is empty. If the receiver is disabled (RXE=0), the receiver buffer is flushed and the RXC flag is cleared.

When receive complete interrupt enable (RXCIE) bit in register USTCR2 is set and global interrupt is enabled, the UART receiver complete interrupt is generated while RXC flag is set.

The UART receiver has three error flags which are frame error (FE), data overrun (DOR) and parity error (PE). These error flags can be read from the USTST register. As received data are stored in the 2-level receive buffer, these error flags are also stored in the same position of receive buffer. So, before reading received data from USTDR register, read the USTST register first which contains error flags.

The frame error (FE) flag indicates the state of the first stop bit. The FE flag is '0' when the stop bit was correctly detected as '1', and the FE flag is '1' when the stop bit was incorrect, i.e. detected as '0'. This flag can be used for detecting out-of-sync conditions between data frames.



The data overrun (DOR) flag indicates data loss due to a receive buffer full condition. DOR occurs when the receive buffer is full, and another new data is present in the receive shift register which are to be stored into the receive buffer. After the DOR flag is set, all the incoming data are lost. To prevent data loss or clear this flag, read the receive buffer.

The parity error (PE) flag indicates that the frame in the receive buffer had a parity error when received. If parity check function is not enabled (USTP $[1] = 0$ ), the PE bit is always read '0'.

## **13.9.3 Parity checker**

Parity checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame, if parity bit is enabled (USTP[1]=1).

### **13.9.4 Disabling receiver**

Unlike the transmitter, disabling the Receiver by clearing RXE bit makes the receiver inactive immediately. When the receiver is disabled, the receiver flushes the receive buffer, the remaining data in the buffer is all reset, and the RXD pin can be used as a normal general purpose I/O (GPIO).

### **13.9.5 Asynchronous data reception**

To receive asynchronous data frame, the UART has a clock and data recovery unit. The clock recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the RXD pin. The data recovery logic samples and low pass filters the incoming bits, to remove the noise of RXD pin.

[Figure 49](#page-98-0) illustrates the sampling process of the start bit of an incoming frame. The sampling rate is 16 times the baud-rate for normal mode (DBLS=0) and 8 times the baud-rate for double speed mode (DBLS=1). The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is shown when using the double speed mode.



**Figure 49. Start Bit Sampling**

<span id="page-98-0"></span>When the receiver is enabled (RXE=1), the clock recovery logic tries to find a high-to-low transition on the RXD line, the start bit condition.



After detecting high to low transition on RXD line, the clock recovery logic uses samples 8, 9, and 10 for normal mode, and samples 4, 5, and 6 for double speed mode to decide if a valid start bit is received. If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. And the data recovery can begin. The synchronization process is repeated for each start bit.

As described in [Figure 50,](#page-99-0) when the receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost similar to the clock recovery process. The data recovery logic samples 16 times for each incoming bits for normal mode and 8 times for double speed mode. And uses sample 8, 9, and 10 to decide data value for normal mode, and samples 4, 5, and 6 for double speed mode. If more than 2 samples have low levels, the received bit is considered to a logic '0' and if more than 2 samples have high levels, the received bit is considered to a logic '1'. The data recovery process is then repeated until a complete frame is received including the first stop bit. The decided bit value is stored in the receive shift register in order.

Note that the Receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the Receiver is in idle state and waiting to find start bit.



**Figure 50. Data and Parity Bit Sampling**

<span id="page-99-0"></span>The process for detecting stop bit is like clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, else a frame error (FE) flag is set. After deciding whether the first stop bit is valid or not, the Receiver goes to idle state and monitors the RXD line to check a valid high to low transition is detected (start bit detection).



**Figure 51. Stop Bit Sampling and Next Stop Bit Sampling**



# **USART SPI mode**

USART can be configured to operate in industrial standard SPI compliant mode. The SPI mode has the following features.

- Full Duplex, Three-wire synchronous data transfer
- Mater and Slave Operation
- Supports all four SPI modes of operation (mode 0, 1, 2, and 3)
- Selectable LSB first or MSB first data transfer
- Double buffered transmit and receive
- Programmable transmit bit rate

When SPI mode is enabled (USTMS[1:0]="11"), the slave select (SS) pin becomes active LOW input in slave mode operation, or can be output in master mode operation if USTSSEN bit is set to '0'.

Note that during SPI mode of operation, the pin RXD is renamed as MISO and TXD is renamed as MOSI for compatibility to other SPI devices.



### 13.11 **SPI block diagram**



**Figure 52. SPI Block Diagram**

# 13.12 SPI clock formats and timing

To accommodate a wide variety if synchronous serial peripherals from different manufacturers, the USART has a clock polarity bit (CPOL) and a clock phase control bit (CPHA) to select one of four clock formats for data transfers. CPOL selectively insert an inverter in series with the clock. CPHA chooses between two different clock phase relationships between the clock and data. Note that CPHA and CPOL bits in USTCR1 register have different meanings according to the USTMS[1:0] bits which decides the operating mode of USART.



<span id="page-102-0"></span>

[Table 18](#page-102-0) introduces four combinations of CPOL and CPHA for SPI mode 0, 1, 2 and 3.



**Figure 53. SPI Clock Formats when CPHA=0**

When CPHA=0, the slave begins to drive its MISO output with the first data bit value when SS goes to active low. The first SCK edge causes both the master and the slave to sample the data bit value on their MISO and MOSI inputs, respectively. At the second SCK edge, the USART shifts the second data bit value out to the MOSI and MISO outputs of the master and slave, respectively. Unlike the case of CPHA=1, when CPHA=0, the slave's SS input must go to its inactive high level between transfers. This is because the slave can prepare the first data bit when it detects falling edge of SS input.





**Figure 54. SPI Clock Formats when CPHA=1**

When CPHA=1, the slave begins to drive its MISO output when SS goes active low, but the data is not defined until the first SCK edge. The first SCK edge shifts the first bit of data from the shifter onto the MOSI output of the master and the MISO output of the slave. The next SCK edge causes both the master and slave to sample the data bit value on their MISO and MOSI inputs, respectively. At the third SCK edge, the USART shifts the second data bit value out to the MOSI and MISO output of the master and slave respectively. When CPHA=1, the slave's SS input is not required to go to its inactive high level between transfers.

Because the SPI logic reuses the USART resources, SPI mode of operation is similar to that of synchronous or asynchronous operation. An SPI transfer is initiated by checking for the USART Data Register Empty flag (DRE=1) and then writing a byte of data to the USTDR Register. In master mode of operation, even if transmission is not enabled (TXE=0), writing data to the USTDR register is necessary because the clock SCK is generated from transmitter block.



# 13.13 Register map



## **Table 19. USART Register Map**

# **13.14 Register description**

## **USTBD (USART Baud-Rate Generation Register): DEH**



## **USTDR (USART Data Register): DFH**





 $\Gamma$ 



# **USTCR1 (USART Control Register 1): DAH**



# **USTCR2 (USART Control Register 2): DBH**





# **USTCR3 (USART Control Register 3): DCH**




## **USTST (USART Status Register): DDH**





### **Inter Integrated Circuit (I2C)** 14

Inter Integrated Circuit (I2C) is one of industrial standard serial communication protocols. It uses two bus lines such as Serial Data Line (SDA) and Serial Clock Line (SCL) to exchange data. Because both SDA and SCL lines are open-drain output, each line needs pull-up resistor.

Features of the I2C are shown below:

- Compatible with I2C bus standard
- Multi-master operation
- Up to 400kHz data transfer read speed
- 7 bit address
- Support two slave address
- Both master and slave operation
- Bus busy detection

#### $14.1$ **Block diagram**



# **Figure 55. I2C Block Diagram**



### 14.2 **I2C bit transfer**

The data on the SDA line must be stable during HIGH period of the clock, SCL. The HIGH or LOW state of the data line can only change when the clock signal in the SCL line is LOW. The exceptions are START(S), repeated START(Sr) and STOP(P) condition where data line changes when clock line is high.



**Figure 56. Bit Transfer in the I2C-Bus**

### $14.3$ **Start/ Repeated Start/ Stop**

One master can issue a START (S) condition to recognize other devices connected to the SCL, SDA lines that it will use the bus. A STOP (P) condition is generated by the master to release the bus lines so that other devices can use it.

## **A high to low transition on the SDA line while SCL is high defines a START (S) condition.**

## **A low to high transition on the SDA line while SCL is high defines a STOP (P) condition.**

START and STOP conditions are always generated by the master. The bus is considered to be busy after START condition. The bus is considered to be free again after STOP condition, i.e., the bus is busy between START and STOP condition. If a repeated START condition (Sr) is generated instead of STOP condition, the bus stays busy. So, the START and repeated START conditions are functionally identical.



**Figure 57. START and STOP Condition**



### $14.4$ **Data transfer**

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unlimited. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave can't receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line.



**Figure 58. Data Transfer on the I2C-Bus**



#### 14.5 **I2C acknowledge**

The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. When a slave is addressed by a master (Address Packet), and if it is unable to receive or transmit because it's performing some real time function, the data line must be left HIGH by the slave. And also, when a slave addressed by a master is unable to receive more data bits, the slave receiver must release the SDA line (Data Packet). The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If a master receiver is involved in a transfer, it must signal the end of data to the slave transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave transmitter must release the data line to allow the master to generate a STOP or repeated START condition.



**Figure 59. Acknowledge on the I2C-Bus**



### 14.6 **Synchronization/ arbitration**

Clock synchronization is performed using the wired-AND connection of I2C interfaces to the SCL line. This means that a HIGH to LOW transition on the SCL line will cause the devices concerned to start counting off their LOW period and it will hold the SCL line in that state until the clock HIGH state is reached. However the LOW to HIGH transition of this clock may not change the state of the SCL line if another clock is still within its LOW period. In this way, a synchronized SCL clock is generated with its LOW period determined by the device with the longest clock LOW period, and its HIGH period determined by the one with the shortest clock HIGH period.

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition. Arbitration takes place on the SDA line, while the SCL line is at the HIGH level, in such a way that the master which transmits a HIGH level, while another master is transmitting a LOW level will switch off its DATA output state because the level on the bus doesn't correspond to its own level. Arbitration continues for many bits until a winning master gets the ownership of I2C bus. Its first stage is comparison of the address bits.



**Figure 60. Clock Synchronization during Arbitration Procedure**



**Figure 61. Arbitration Procedure of Two Masters.**



### 14.7 **Operation**

The I2C operates in byte units and is based on interrupts. The interrupts are issued after all bus events except for a transmission of a START condition. Because the I2C is interrupt based, the application software is free to carry on other operations during an I2C byte transfer.

Please remember that when the I2C interrupt is generated, IICIFR flag in IIFLAG register is set and it is cleared when all interrupt source bits in the I2CSR register are cleared to "0b". When the I2C interrupt occurs, the SCL line is hold LOW until clearing "0b" all interrupt source bits in I2CSR register. When the IICIFR flag is set, the I2CSR contains a value indicating the current state of the I2C bus. According to the value in I2CSR, software can decide what to do next.

The I2C can operate in 4 modes by configuring master/slave, transmitter/receiver. The operating mode is configured by a winning master. A more detailed explanation follows below.

#### 14.8 **Master transmitter**

To operate I2C in master transmitter, follow the recommended steps below.

- 1. Enable I2C by setting IICEN bit in I2CCR. This provides main clock to the peripheral.
- 2. Load SLA+W into the I2CDR where SLA is address of slave device and W is transfer direction from the viewpoint of the master. For master transmitter, W is '0'. Note that I2CDR is used for both address and data.
- 3. Configure baud rate by writing desired value to both I2CSCLR and I2CSCHR for the Low and High period of SCL line.
- 4. Configure the I2CSDHR to decide when SDA changes value from falling edge of SCL. If SDA should change in the middle of SCL LOW period, load half the value of I2CSCLR to the I2CSDHR.
- 5. Set the STARTC bit in I2CCR. This transmits a START condition. And also configure how to handle interrupt and ACK signal. When the STARTC bit is set, 8-bit data in I2CDR is transmitted out according to the baud-rate.
- 6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9th high period of SCL. If the master gains bus mastership, I2C generates GCALL interrupt regardless of the reception of ACK from the slave device. When I2C loses bus mastership during arbitration process, the MLOST bit in I2CSR is set, and I2C waits in idle state or can be operate as an addressed slave.



To operate as a slave when the MLOST bit in I2CSR is set, the ACKEN bit in I2CCR must be set and the received 7-bit address must equal to the SLA bits in I2CSAR. In this case I2C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I2C holds the SCL LOW. This is because to decide whether I2C continues serial transfer or stops communication. The following steps continue assuming that I2C does not lose mastership during first data transfer.

I2C (Master) can choose one of the following cases regardless of the reception of ACK signal from slave.

- 1) Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to I2CDR.
- 2) Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOPC bit in I2CCR.
- 3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLA+R/W into the I2CDR and set STARTC bit in I2CCR.

After doing one of the actions above, clear to "0b" all interrupt source bits in I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR and if transfer direction bit is '1' go to master receiver section.

- 7. 1-Byte of data is being transmitted. During data transfer, bus arbitration continues.
- 8. This is ACK signal processing stage for data packet transmitted by master. I2C holds the SCL LOW. When I2C loses bus mastership while transmitting data arbitrating other masters, the MLOST bit in I2CSR is set. If then, I2C waits in idle state. When the data in I2CDR is transmitted completely, I2C generates TEND interrupt.

I2C can choose one of the following cases regardless of the reception of ACK signal from slave.

- 1) Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to I2CDR.
- 2) Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOPC bit in I2CCR.
- 3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLA+R/W into the I2CDR and set the STARTC bit in I2CCR.



After doing one of the actions above, clear to "0b" all interrupt source bits in I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '1' go to master receiver section.

9. This is the final step for master transmitter function of I2C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write "0" to I2CSR. After this, I2C enters idle state.

#### 14.9 **Master receiver**

To operate I2C in master receiver, follow the recommended steps below.

- 1. Enable I2C by setting IICEN bit in I2CCR. This provides main clock to the peripheral.
- 2. Load SLA+R into the I2CDR where SLA is address of slave device and R is transfer direction from the viewpoint of the master. For master receiver, R is '1'. Note that I2CDR is used for both address and data.
- 3. Configure baud rate by writing desired value to both I2CSCLR and I2CSCHR for the Low and High period of SCL line.
- 4. Configure the I2CSDHR to decide when SDA changes value from falling edge of SCL. If SDA should change in the middle of SCL LOW period, load half the value of I2CSCLR to the I2CSDHR.
- 5. Set the STARTC bit in I2CCR. This transmits a START condition. And also configure how to handle interrupt and ACK signal. When the STARTC bit is set, 8-bit data in I2CDR is transmitted out according to the baud-rate.
- 6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9<sup>th</sup> high period of SCL. If the master gains bus mastership, I2C generates GCALL interrupt regardless of the reception of ACK from the slave device. When I2C loses bus mastership during arbitration process, the MLOST bit in I2CSR is set, and I2C waits in idle state or can be operate as an addressed slave. To operate as a slave when the MLOST bit in I2CSR is set, the ACKEN bit in I2CCR must be set and the received 7-bit address must equal to the SLA bits in I2CSAR. In this case I2C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I2C holds the SCL LOW. This is because to decide whether I2C continues serial transfer or stops communication. The following steps continue assuming that I2C does not lose mastership during first data transfer.



I2C (Master) can choose one of the following cases according to the reception of ACK signal from slave.

- 1) Master receives ACK signal from slave, so continues data transfer because slave can prepare and transmit more data to master. Configure ACKEN bit in I2CCR to decide whether I2C Acknowledges the next data to be received or not.
- 2) Master stops data transfer because it receives no ACK signal from slave. In this case, set the STOPC bit in I2CCR.
- 3) Master transmits repeated START condition due to no ACK signal from slave. In this case, load SLA+R/W into the I2CDR and set STARTC bit in I2CCR.

After doing one of the actions above, clear to "0b" all interrupt source bits in I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR and if transfer direction bit is '0' go to master transmitter section.

- 7. 1-Byte of data is being received.
- 8. This is ACK signal processing stage for data packet transmitted by slave. I2C holds the SCL LOW. When 1-Byte of data is received completely, I2C generates TEND interrupt.

I2C can choose one of the following cases according to the RXACK flag in I2CSR.

- 1) Master continues receiving data from slave. To do this, set ACKEN bit in I2CCR to Acknowledge the next data to be received.
- 2) Master wants to terminate data transfer when it receives next data by not generating ACK signal. This can be done by clearing ACKEN bit in I2CCR.
- 3) Because no ACK signal is detected, master terminates data transfer. In this case, set the STOPC bit in I2CCR.
- 4) No ACK signal is detected, and master transmits repeated START condition. In this case, load SLA+R/W into the I2CDR and set the STARTC bit in I2CCR.

After doing one of the actions above, clear to "0b" all interrupt source bits in I2CSR to release SCL line. In case of 1) and 2), move to step 7. In case of 3), move to step 9 to handle STOP interrupt. In case of 4), move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '0' go to master transmitter section.

9. This is the final step for master receiver function of I2C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write "0" value to I2CSR. After this, I2C enters idle state.



## **Slave transmitter**

To operate I2C in slave transmitter, follow the recommended steps below.

- If the main operating clock (SCLK) of the system is slower than that of SCL, load value 0x00 into I2CSDHR to make SDA change within one system clock period from the falling edge of SCL. Note that the hold time of SDA is calculated by SDAH x period of SCLK where SDAH is multiple of number of SCLK coming from I2CSDHR. When the hold time of SDA is longer than the period of SCLK, I2C (slave) cannot transmit serial data properly.
- 2. Enable I2C by setting IICIE bit and IICEN bit in I2CCR. This provides main clock to the peripheral.
- 3. When a START condition is detected, I2C receives one byte of data and compares it with SLA bits in I2CSAR. If the GCALLEN bit in I2CSAR is enabled, I2C compares the received data with value 0x00, the general call address.
- 4. If the received address does not equal to SLA bits in I2CSAR, I2C enters idle state i.e., waits for another START condition. Else if the address equals to SLA bits and the ACKEN bit is enabled, I2C generates SSEL interrupt and the SCL line is held LOW. Note that even if the address equals to SLA bits, when the ACKEN bit is disabled, I2C enters idle state. When SSEL interrupt occurs, load transmit data to I2CDR and clear to "0b" all interrupt source bits in I2CSR to release SCL line.
- 5. 1-Byte of data is being transmitted.
- 6. In this step, I2C generates TEND interrupt and holds the SCL line LOW regardless of the reception of ACK signal from master. Slave can select one of the following cases.

I2C (Master) can choose one of the following cases according to the reception of ACK signal from slave.

- 1) No ACK signal is detected and I2C waits STOP or repeated START condition.
- 2) ACK signal from master is detected. Load data to transmit into I2CDR.

After doing one of the actions above, clear to "0b" all interrupt source bits in I2CSR to release SCL line. In case of 1) move to step 7 to terminate communication. In case of 2) move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

7. This is the final step for slave transmitter function of I2C, handling STOP interrupt. The STOPC bit indicates that data transfer between master and slave is over. To clear I2CSR, write "0" to I2CSR. After this, I2C enters idle state.



## 14.11 Slave receiver

To operate I2C in slave receiver, follow the recommended steps below.

- If the main operating clock (SCLK) of the system is slower than that of SCL, load value 0x00 into I2CSDHR to make SDA change within one system clock period from the falling edge of SCL. Note that the hold time of SDA is calculated by SDAH x period of SCLK where SDAH is multiple of number of SCLK coming from I2CSDHR. When the hold time of SDA is longer than the period of SCLK, I2C (slave) cannot transmit serial data properly.
- 2. Enable I2C by setting IICIE bit in I2CCR. This provides main clock to the peripheral.
- 3. When a START condition is detected, I2C receives one byte of data and compares it with SLA bits in I2CSAR. If the GCALLEN bit in I2CSAR is enabled, I2C compares the received data with value 0x00, the general call address.
- 4. If the received address does not equal to SLA bits in I2CSAR, I2C enters idle state i.e., waits for another START condition. Else if the address equals to SLA bits and the ACKEN bit is enabled, I2C generates SSEL interrupt and the SCL line is held LOW. Note that even if the address equals to SLA bits, when the ACKEN bit is disabled, I2C enters idle state. When SSEL interrupt occurs and I2C is ready to receive data, clear to "0b" all interrupt source bits in I2CSR to release SCL line.
- 5. 1-Byte of data is being received.
- 6. In this step, I2C generates TEND interrupt and holds the SCL line LOW regardless of the reception of ACK signal from master. Slave can select one of the following cases.

I2C (Master) can choose one of the following cases according to the reception of ACK signal from slave.

- 1) No ACK signal is detected (ACKEN=0) and I2C waits STOP or repeated START condition.
- 2) ACK signal is detected (ACKEN=1) and I2C can continue to receive data from master.

After doing one of the actions above, clear to "0b" all interrupt source bits in I2CSR to release SCL line. In case of 1) move to step 7 to terminate communication. In case of 2) move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

7. This is the final step for slave receiver function of I2C, handling STOP interrupt. The STOPC bit indicates that data transfer between master and slave is over. To clear I2CSR, write "0" to I2CSR. After this, I2C enters idle state.



## 14.12 Register map



## **Table 20. I2C Register Map**

## **14.13 Register description**

## **I2CDR (I2C Data Register): ECH**



## **I2CSDHR (I2C SDA Hold Time Register): EDH**





### **I2CSCHR (I2C SCL High Period Register): EFH**



So, the operating frequency of I2C master mode is calculated by the following equation.

$$
f_{12C} = \frac{1}{t_{SCLK} \times (4 \times (12CSCLR + 12CSCHR) + 4)}
$$

## **I2CSCLR (I2C SCL Low Period Register): EEH**



## **I2CSAR0 (I2C Slave Address 0 Register): EBH**



## **I2CSAR1 (I2C Slave Address 1 Register): F1H**





## **I2CCR (I2C Control Register): E9H**





## **I2CSR (I2C Status Register): EAH**



LOW. To release SCL, write arbitrary value to I2CSR. When I2CSR is written, The TEND, STOPD, SSEL, MLOST, and RXACK bits are cleared.



### **Constant sink current generator** 15

Constant sink current generator supplies constant current regardless of variable Ics voltage ranging from 2.0V to 3.6V. The constant current value is controlled by registers ICSDR0 and ICSDR1, and the sink current ranges from 49mA to 274mA.

### $15.1$ **Block diagram**





**Figure 63. Constant Sink Current Generator Pin with Capacitor**

### $15.2$ **Register map**

### **Table 21. Constant Sink Current Generator Register Map**





### $15.3$ **Register description**

## **ICSCR (Constant Sink Current Control Register): E2H**





## **ICSDR1 (Constant Sink Current Data Register 1): E4H**



ICS1 pin current  $[mA] = 50 + 15 \times |CSD1[3:0]$ 



### **Flash CRC and Checksum generator** 16

Flash CRC (Cyclic Redundancy Check) generator of A96L414/A96L416 generates 16-bit CRC code bits from Flash and a generator polynomial. The CRC code for each input data frame is appended to the frame.

Specifically CRC-based technique is used to verify data transmission or storage integrity. In the scope of the functional safety standards, this technique offers a means of verifying the Flash memory integrity. The Flash CRC generator helps compute a signature of software during runtime, to be compared with a reference signature.

The CRC generator has following features:

- Auto CRC and User CRC Mode
- CRC Clock : fHFIRC, fHFIRC/2, fHFIRC/4, fHFIRC/8 and fx (System clock)
- CRC-16 polynomial: 0x8C81 ( $X^{16}$  +  $X^{15}$  +  $X^{11}$  +  $X^{10}$  +  $X^{7}$  +1)



**Figure 64. CRC-16 Polynomial Structure**

### 16.1 **Block diagram**



**Figure 65. Flash CRC/ Checksum Generator Block Diagram**



#### 16.2 **Operation procedure and example code of CRC and Checksum**

The CRC operation procedure in Auto CRC/Checksum mode is introduced in the following list, and [Figure 66](#page-128-0) shows example program tip:

- 1. Global interrupt Disable (EA = 0)
- 2. Select Auto CRC/Checksum Mode and CRC
- 3. Select CRC Clock
- 4. Set CRC start address register (FCSARH/FCSARM/FCSARL)
- 5. Set CRC end address register (FCEARH/FCEARM/FCEARL)
- 6. CRC operation starts (CRCRUN = 1)
- 7. Read the CRC result
- 8. Global interrupt Enable (EA = 1)



```
//**** Global interrupt Disable
        EA = 0;//**** Flash CRC Auto CRC/Checksum Mode and CRC
        FCCR &= _0101_1111;
        OSCCR &= 1111 1011: // IRC Enable
        FCCR &= \overline{1111} \overline{0001}; // CRC clk = fIRC/1
        //**** CRC start address set
        FCSARH = 0x00FCSARM = 0x00;FCSARL = 0x00;
        //**** CRC end address set
        FCEARH = 0x00;
        FCEARM = 0x3F;
        FCEARL = 0xFF;
        //**** CRC start
        FCCR |= _0000_0001;
        _nop_(); //Dummy instruction, This instruction must be needed.
        _nop_(); //Dummy instruction, This instruction must be needed.
        \overline{\text{top}} (); //Dummy instruction, This instruction must be needed.
        //**** Read CRC result
         Temp0 = FCDRH;
         Temp1 = FCDRL;
        //**** Global interrupt Enable
        EA = 1;
NOTES:
```
- 1. Three or more NOP instructions must immediately follow the CRC start operation in auto CRC/Checksum mode.
- <span id="page-128-0"></span>2. During a CRC operation (when CRCRUN bit is Running state) in auto CRC/Checksum mode, the CPU is hold and the global interrupt is on disable state regardless of the IE.7 (EA) bit. But should be set the global interrupt is disabled ( $EA = 0$ ) before the CRC operation is started in use auto CRC/Checksum mode, recommend.

**Figure 66. Program Tip for CRC Operation in Auto CRC/ Checksum Mode**



The CRC operation procedure in User CRC/Checksum mode is introduced in the following list, and [Figure 67](#page-129-0) shows example program tip:

- 1. Select User CRC/Checksum Mode and CRC
- 2. Clear Flash CRC data register (FCDRH/FCDRL)
- 3. Read data from the Flash
- 4. Write the data to FCDIN Register
- 5. Read the CRC result

```
unsigned char code *rom_addr=0x0000;
unsigned int i=0;
    FCCR |= _1000_0000; // Flash CRC User CRC/Checksum Mode
    FCCR &= 1101 1111; // Flash CRC CRC Mode
    FCCR |= _0100_0000; // Flash CRC data register clear
    for(i=0x0000; i <= 0x3FFF; i++) // 0000H~3FFFH
    {
            FCDIN = rom addr[i];
            WDTCR \vert = \vert 0010 \vert 0000; \vert // Clear WDT counter
    }
//**** Read CRC result
         Temp0 = FCDRH;
         Temp1 = FCDRL;
```
<span id="page-129-0"></span>**Figure 67. Program Tip for CRC Operation in User CRC/ Checksum Mode**



The Checksum operation procedure in Auto CRC/Checksum mode is introduced in the following list, and [Figure 68](#page-131-0) shows example program tip:

- 1. Global interrupt Disable (EA = 0)
- 2. Select Auto CRC/Checksum Mode and Checksum
- 3. Select CRC Clock
- 4. Set CRC start address register (FCSARH/FCSARM/FCSARL)
- 5. Set CRC end address register (FCEARH/FCEARM/FCEARL)
- 6. CRC operation starts (CRCRUN = 1)
- 7. Read the Checksum result
- 8. Global interrupt Enable (EA = 1)



//\*\*\*\* Global interrupt Disable  $EA = 0;$ //\*\*\*\* Flash CRC Auto CRC/Checksum Mode and Checksum FCCR &= \_0111\_1111; FCCR |= \_0010\_0000; // Checksum mode OSCCR &= 1111 1011: // IRC Enable FCCR  $&=$   $\overline{1111}$   $\overline{0001}$ ;  $\overline{1111}$   $\overline{0001}$ ;  $\overline{111}$   $\overline{0001}$ ;  $\overline{111}$   $\overline{0001}$ ;  $\overline{111}$ //\*\*\*\* Checksum start address set  $FCSARH = 0x00$ :  $FCSARM = 0x00;$  $FCSARL = 0x00$ ; //\*\*\*\* Checksum end address set  $FCEARH = 0x00$ ;  $FCEARM = 0x3F$ ; FCEARL = 0xFF; //\*\*\*\* Checksum start FCCR |= \_0000\_0001; \_nop\_(); //Dummy instruction, This instruction must be needed.  $\overline{\text{top}}$  (); //Dummy instruction, This instruction must be needed. \_nop\_(); //Dummy instruction, This instruction must be needed. //\*\*\*\* Read Checksum result Temp0 = FCDRH; Temp1 = FCDRL; //\*\*\*\* Global interrupt Enable  $EA = 1$ ; **NOTES**:

- 1. Three or more NOP instructions must immediately follow the Checksum start operation in auto CRC/Checksum mode.
- 2. During a checksum operation (when CRCRUN bit is Running state) in auto CRC/Checksum mode, the CPU is hold and the global interrupt is on disable state regardless of the IE.7 (EA) bit. But should be set the global interrupt is disabled (EA = 0) before the Checksum operation is started in use auto CRC/Checksum mode, recommend.

### <span id="page-131-0"></span>**Figure 68. Program Tip for Checksum Operation in Auto CRC/ Checksum Mode**



The Checksum operation procedure in User CRC/Checksum mode is introduced in the following list, and [Figure 69](#page-132-0) shows example program tip:

- 1. Select User CRC/Checksum Mode and Checksum
- 2. Clear Flash CRC data register (FCDRH/FCDRL)
- 3. Read data from the Flash
- 4. Write the data to FCDIN Register
- 5. Read the Checksum result

```
unsigned char code *rom_addr=0x0000;
unsigned int i=0;
FCCR |= 1000 0000; // Flash CRC User CRC/Checksum Mode
FCCR &= 0010 0000; // Flash CRC Checksum
FCCR | = 0100000; // Flash CRC data register clear
for(i=0x0000; i <= 0x3FFF; i++) \frac{1}{10000H} -3FFFH
{
   FCDIN = rom addr[i];
   WDTCR |= \overline{0010} \overline{0000}; // Clear WDT counter
}
//**** Read Checksum result
        Temp0 = FCDRH;
        Temp1 = FCDRL;
```
**Figure 69. Program Tip for Checksum Operation in User CRC/ Checksum Mode**

### <span id="page-132-0"></span>16.3 **Register map**

### **Table 22. Flash CRC/Checksum Generator Register Map**





### 16.4 **Register description**

## **FCSARH (Flash CRC Start Address High Register): 5050H**



FCSARH0 Flash CRC Start Address High **NOTE:** Used only to Auto CRC Mode.

**FCSARM (Flash CRC Start Address Middle Register): 5052H**



**NOTE:** Used only to Auto CRC Mode.

### **FCSARL (Flash CRC Start Address Low Register): 5054H**



FCSARL[3:0] These bits are always "0000b".

### **FCEARH (Flash CRC End Address High Register): 5051H**



FCEARH0 Flash CRC End Address High **NOTE:** Used only to Auto CRC Mode.

## **FCEARM (Flash CRC End Address Middle Register): 5053H**





**FCEARL (Flash CRC End Address Low Register): 5055H**



FCDIN[7:0] Flash CRC Data In

**NOTE:** Used only to User CRC Mode.





## **FCCR (Flash CRC Control Register): 5056H**



### **Power down operation**  $17<sub>2</sub>$

A96L414/A96L416 offers two power-down modes to minimize power consumption of itself. Programs under the two power saving modes IDLE and STOP, are stopped and power consumption is reduced considerably.

### $17.1$ **Peripheral operation in IDLE/STOP mode**

Peripheral's operations during IDLE/STOP mode is introduced in [Table 23.](#page-136-0)

<span id="page-136-0"></span>

Peripheral	- p <b>IDLE</b> mode	<b>STOP mode</b>	
<b>CPU</b>	<b>ALL CPU Operation are Disable</b>	<b>ALL CPU Operation are Disable</b>	
RAM	Retain	Retain	
<b>Basic Interval Timer</b>	<b>Operates Continuously</b>	Stop	
Watchdog Timer	<b>Operates Continuously</b>	Stop (Can be operated with WDTRC OSC, LFIRC OSC)	
Timero~1	<b>Operates Continuously</b>	Halted (Only when the Event Counter Mode is Enabled, Timer operates Normally)	
<b>ADC</b>	<b>Operates Continuously</b>	Stop	
<b>USART</b>	<b>Operates Continuously</b>	Stop	
Siren	<b>Operates Continuously</b>	Stop	
Line Interface	<b>Operates Continuously</b>	Stop	
Internal OSC	Oscillation	Stop	
<b>WDTRC OSC (1KHz)</b>	Can be operated with setting value	Can be operated with setting value	
<b>Constant Sink Current</b>	Retain	Retain	
I/O Port	Retain	Retain	
<b>Control Register</b>	Retain	Retain	
Address Data Bus	Retain	Retain	
<b>Release Method</b>	By RESET, all Interrupts	By RESET, Timer Interrupt (EC0, EC1, EC2), External Interrupt, WDT, <b>USART</b>	

**Table 23. Peripheral Operation during Power-down Mode**



### $17.2$ **IDLE mode**

The power control register is set to '01h' to enter the IDLE Mode. In this mode, the internal oscillation circuits remain active. Oscillation continues and peripherals are operated normally but CPU stops. It is released by reset or interrupt. To be released by interrupt, interrupt should be enabled before IDLE mode. If using reset, because the device becomes initialized state, the registers have reset value.



**Figure 70. IDLE Mode Release Timing by External Interrupt**



### 17.3 **STOP mode**

The power control register is set to '03H' to enter the STOP Mode. In the stop mode, the selected oscillator, system clock and peripheral clock is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and control registers are held.

The source for exit from STOP mode is hardware reset and interrupts. The reset re-defines all the control registers.

When exit from STOP mode, enough oscillation stabilization time is required to normal operation. [Figure](#page-138-0)  [71](#page-138-0) shows the timing diagram. When released from STOP mode, the Basic interval timer is activated on wake-up. Therefore, before STOP instruction, user must be set its relevant prescale divide ratio to have long enough time. This guarantees that oscillator has started and stabilized.



<span id="page-138-0"></span>**Figure 71. STOP Mode Release Timing by External Interrupt**



### $17.4$ **Release operation of STOP mode**

After STOP mode is released, the operation begins according to content of related interrupt register just before STOP mode start (Refer to [Figure 72\)](#page-139-0).

If the global interrupt Enable Flag (IE.EA) is set to `1`, the STOP mode is released by the interrupt which each interrupt enable flag = `1` and the CPU jumps to the relevant interrupt service routine. Even if the IE.EA bit is cleared to '0', the STOP mode is released by the interrupt of which the interrupt enable flag is set to '1'.



<span id="page-139-0"></span>**Figure 72. STOP Mode Release Flow**



#### 17.5 **Register map**

**Table 24. Power-down Operation Register Map**

<b>Name</b>	Address	<b>Direction</b>	<b>Default</b>	<b>Description</b>
<b>PCON</b>	07L $\sigma$ /n	R/W	00H	Power control register

### 17.6 **Register description**

## **PCON (Power Control Register): 87H**





Before configuring a register PCON, please be aware of the followings:

- 1. To enter IDLE mode, PCON must be set to '01H'.
- 2. To enter STOP mode, PCON must be set to '03H'.
- 3. The PCON register is automatically cleared by a release signal in STOP/IDLE mode.
- 4. Three or more NOP instructions must follow immediately after the instruction that makes the device enter in STOP/IDLE mode. Refer to the following example code i[n Table 25.](#page-140-0)

### **Table 25. Example Code with 3 or more NOP Instructions**

<span id="page-140-0"></span>



### **Reset** 18

When a reset event occurs, an internal register is selected to be initialized in accordance with a reset value. Each reset value introduced in [Table 26](#page-141-0) indicates a corresponding On Chip Hardware that is to be initialized.



<span id="page-141-0"></span>

A96L414/A96L416 has 5 types of reset sources as listed in the followings:

- **•** External RESETB
- Power On RESET (POR)
- WDT overflow reset (in a case of WDTEN='1')
- Low voltage reset (in a case of LVREN='0')
- OCD RESET

### $18.1$ **Reset block diagram**

[Figure 73](#page-141-1) shows a reset block of A96L414/A96L416.



<span id="page-141-1"></span>**Figure 73. Reset Block Diagram**



### $18.2$ **Reset noise canceller**

[Figure 74](#page-142-0) is a noise canceller timing diagram for noise cancellation of RESET. It has the noise cancellation value of about 2us (@VDD=5V) to the low input of system reset.



**Figure 74. Reset Noise Canceller Timing Diagram**

### <span id="page-142-0"></span>18.3 **Power on Reset**

When device power is increasing, POR (Power on Reset) executes a function to reset the device. If POR is used to reset the device, it executes the device reset function instead of RESET IC or RESET Circuit.



**Figure 75. Fast VDD Rising Time**









**Figure 77. Configuration Timing when Power-On**




Relationship between VDD input and internal oscillator is described in [Figure 78](#page-144-0) and [Table 27.](#page-144-1)

**Figure 78. Boot Process Waveform**

				<b>Table 27. Boot Process Description</b>
--	--	--	--	---

<span id="page-144-1"></span><span id="page-144-0"></span>



### 18.4 **External RESETB input**

External RESETB is the input to a Schmitt trigger. If RESETB pin is held with low for at least 10us over within the operating voltage range and stable oscillation, it is applied and the internal state is initialized. When reset state becomes '1', it needs stabilization time with 16ms and after the stable state, the internal RESET becomes '1'. The Reset process step needs 5 oscillator clocks. And the program execution starts at the vector address stored at address 0000H.



**Figure 79. Timing Diagram after RESET**







### 18.5 **Brown out detector processor**

A96L414/A96L416 has an On-chip brown-out detection circuit (BOD) to monitor VDD level during its operation. It compares VDD level to a fixed trigger level which can be selected to be one of 1.60V, 2.20V, 2.40V, and 2.70V by LVRVS[1:0] bits. In STOP mode, since the BOD will contribute significantly to the total current consumption, the LVREN bit is set to off by software to minimize the current consumption.

## **18.5.1 Block diagram**



**Figure 81. BOD Block Diagram**

## **18.5.2 Internal reset and BOD reset in timing diagram**



**Figure 82. Internal Reset at Power Fail Situation**







### $18.6$ **Register map**





### **Register description** 18.7

# **RSTFR (Reset Flag Register): E8H**







# **LVRCR (Low Voltage Reset Control Register): D8H**





### 19 **Flash memory**

A96L414/A96L416 incorporates Flash memory inside. Program can be written, erased, and overwritten on the Flash memory while it is mounted on a board. The Flash memory can be read by 'MOVC' instruction and programmed in OCD, serial ISP mode or user program mode. Followings are features summary of Flash memory.

- Flash size: 8/16Kbytes
- Single power supply program and erase
- Command interface for fast program and erase operation
- Up to 10,000 program/erase cycles at typical voltage and temperature for Flash memory





### 19.1 **Flash program ROM structure**

So before the Flash program start, the data Flash busy bit (DFMBUSY) should be checked whether the bit is "1b"or not. If the bit is "1b", do not start Flash program.

**Figure 84. Flash Program ROM Structure**



### $19.2$ **Register map**



## **Table 29. Flash Memory Register Map**

### 19.3 **Register description**

## **FSADRH (Flash Sector Address High Register): FAH**



FSADRH[3:0] Flash Sector Address High

## **FSADRM (Flash Sector Address Middle Register): FBH**



FSADRM[7:0] Flash Sector Address Middle

## **FSADRL (Flash Sector Address Low Register): FCH**



FSADRL[7:0] Flash Sector Address Low

## **FIDR (Flash Identification Register): FDH**



FIDR[7:0] Flash Identification

Others No identification value

10100101 Identification value for a Flash mode

(These bits are automatically cleared to logic '00H' immediately after one time operation except "Flash page buffer reset mode")





# **FMCR (Flash Mode Control Register): FEH**

Others Values: No operation

(These bits are automatically cleared to logic '00H' immediately after one time operation)



### 19.4 **Serial In-System Program (ISP) mode**

Serial in-system program uses the interface of debugger which uses two wires. Refer to [Chapter 24.](#page-197-0)  **[Development tools](#page-197-0)** in details about debugger.

### 19.5 **Protection area (User Program mode)**

A user can program Flash memory (protection area) of A96L414/A96L416. The protection area cannot be erased or programmed if any protection area is enabled by the configure option 2. If the protection area is disabled (PAEN ='0'), this area can be erased or programmed.

The user can choose size of protection area can by using configure option 2. For more information about configure option 2, please refer to **Appendix A. [Configure option](#page-207-0)**.

[Table 30](#page-154-0) and [Table 31](#page-154-1) introduce protection area size and relative information.

<span id="page-154-0"></span>

דודאמער ווט ווטוארטווויט ווער פון און אינט וויט ווער פון דעס אינט וויס און דעס און א <b>Protection area size select</b>			Size of protection area	Address of protection area
<b>PASS2</b>	<b>PASS1</b>	<b>PASSO</b>		
			0.7Kbytes	$0100H - 03FFH$
			1.7Kbytes	$0100H - 07FFH$
			2.7Kbytes	$0100H - 0BFFH$
			3.8Kbytes	$0100H - 0$ FFFH
			5.7Kbytes	$0100H - 17FFH$
			6.7Kbytes	$0100H - 1BFFH$
			7.2Kbytes	$0100H - 1DFFH$
			7.5Kbytes	$0100H - 1EFFH$

**Table 30. Protection Area Size and its Relative Information on A96L414**

**NOTE**: Please refer to **Appendix A. [Configure option](#page-207-0)**.

## **Table 31. Protection Area Size and its Relative Information on A96L416**

<span id="page-154-1"></span>

**NOTE**: Please refer to **[Appendix A. Configure option](#page-207-0)**.



### 19.6 **Erase mode**

The sector erase program procedure in user program mode:

- 1. Page buffer clear (FMCR=0x01).
- 2. Write '0' to the page buffer.
- 3. Set Flash sector address register (FSADRH/FSADRM/FSADRL).
- 4. Set Flash identification register (FIDR).
- 5. Check User ID to prevent invalid work<sup>NOTE</sup>.
- 6. Set Flash mode control register (FMCR).
- 7. Erase verify

**NOTE:** Please refer to a subsection **[19.8 Protection for invalid erase/write](#page-161-0)**.



[Figure 85](#page-156-0) shows example program tip regarding sector erase.

	<b>MOV</b> <b>NOP</b> <b>NOP</b> <b>NOP</b>	FMCR,#0x01	;page buffer clear ;Dummy instruction, This instruction must be needed. ;Dummy instruction, This instruction must be needed. ;Dummy instruction, This instruction must be needed.			
	<b>MOV</b> <b>MOV</b> <b>MOV</b> <b>MOV</b>	A, #0 R0,#SectorSize DPH,#0x80 <b>DPL,#0</b>	;Sector size of Device ;Page Buffer Address is 8000H			
Pgbuf_clr:	<b>MOVX</b> <b>INC</b> <b>DJNZ</b>	@DPTR,A <b>DPTR</b> R0, Pgbuf clr	; Write '0' to all page buffer			
	<b>MOV</b> <b>MOV</b> <b>MOV</b> <b>MOV</b>	FSADRH,#SAH FSADRM,#SAM FSADRL,#SAL FIDR,#0xA5	;Sector Address High Byte. ;Sector Address Middle Byte ;Sector Address Low Byte ;Identification value			
	<b>MOV</b> <b>CJNE</b> <b>MOV</b> <b>CJNE</b>	A,#ID_DATA 1 A,#ID DATA 2 A,UserID2,No_WriteErase	;Check the UserID(written by user) A, UserID1, No WriteErase; This routine for UserID must be needed.			
	<b>MOV</b> <b>NOP</b> <b>NOP</b> <b>NOP</b>	FMCR,#0x02	;Start Flash erase mode ;Dummy instruction, This instruction must be needed. ;Dummy instruction, This instruction must be needed. ;Dummy instruction, This instruction must be needed.			
	LJMP	Erase_verify				
	No_WriteErase:					
	<b>MOV</b>	FIDR,#00H				
	<b>MOV</b>	UserID1,#00H				
	<b>MOV</b>	UserID2,#00H				
	Erase verify:					
	Verify_error:					

<span id="page-156-0"></span>**Figure 85. Program Tip: Sector Erase**



### 19.7 **Write mode**

The sector Write program procedure in user program mode:

- 1. Page buffer clear (FMCR=0x01)
- 2. Write data to page buffer
- 3. Set Flash sector address register (FSADRH/FSADRM/FSADRL).
- 4. Set Flash identification register (FIDR).
- 5. Check the UserID for to prevent the invalid work **NOTE1** .
- 6. Set Flash mode control register (FMCR).
- **7.** Write verify

## **NOTES**

- 1. Please refer to ["19.8. Protection for Invalid Erase/Write"](#page-161-0).
- 2. All data of the sector should be "00H" before writing data to a sector.



[Figure 86](#page-158-0) shows example program tip regarding sector write.



<span id="page-158-0"></span>

The Byte Write program procedure in user program mode:

- 1. Page buffer clear (FMCR=0x01)
- 2. Write data to page buffer
- 3. Set Flash sector address register (FSADRH/FSADRM/FSADRL).
- 4. Set Flash identification register (FIDR).
- 5. Check the UserID for to prevent the invalid work **NOTE1** .
- 6. Set Flash mode control register (FMCR).
- 7. Write verify

## **NOTES**:

- 1. Please refer to ["19.8. Protection for invalid erase/write"](#page-161-0).
- 2. Data of the address should be "00H" before writing data to an address.



[Figure 87](#page-160-0) shows example program tip regarding byte write.



<span id="page-160-0"></span>



### <span id="page-161-0"></span>19.8 **Protection for invalid erase/ write**

It needs to be careful when programming Flash erase/write operation in code. In addition, it needs preparations for invalid jump to the Flash erase/write code occurred by malfunction, noise, and power off.

**NOTE:** For more information about the invalid erase and write operation, please refer t[o Appendix: Flash](#page-215-0) [protection for invalid erase/write.](#page-215-0)

Following procedure instructs to protect for invalid erase and write operation:

1. User ID check routine for the Flash erase/write code

ErWt\_rtn: --- MOV FIDR,#10100101B ;ID Code ;Ex) ID\_DATA\_1: 93H, ID\_DATA\_2: 85H, ID\_DATA\_3: 5AH CJNE A,UserID1,No\_WriteErase MOV  $A, \#ID$  DATA  $\overline{2}$ CJNE A,UserID2,No\_WriteErase MOV A,#ID\_DATA\_3 CJNE A,UserID3,No\_WriteErase MOV FMCR,#0x?? ;0x03 if write, 0x02 if erase --- --- RET No\_WriteErase: MOV FIDR,#00H MOV UserID1,#00H MOV UserID2,#00H MOV UserID3,#00H MOV Flash flag,#00H RET

## **Figure 88. User ID Check Routine for Flash Erase/ Write Code**

<span id="page-161-1"></span>With codes in [Figure 88](#page-161-1) invalid Flash erase/write can be avoided.



2. It is important the location where the UserID1/2/3 will be written. The invalid Flash erase/write problem will remain if the UserID1/2/3 is written at the above line of the instruction "MOV FIDR,#10100101B". Therefore, it is recommended to write the UserID1/2/3 in different routine after returning.

[Figure 89](#page-162-0) shows example code regarding the recommendation.



# **Figure 89. Example Code regarding the Recommendation**

<span id="page-162-0"></span>3. The Flash sector address (FSADRH/FSADRM/FSADRL) must always keep the address of the Flash which is used for data area. For example, The FSADRH/FSADRM is always 0x00/0x0f" if 0x0f00 to 0x0fff is used for data.



4. Overview of main

---	CALL Work1 CALL Decide_ErWt CALL Work2 CALL ID write CALL Work3 CALL Flash erase CALL Flash write	
ID wire:		
	MOV A,#38H	
	CJNE A,Flash_flag1,No_write_ID	
	MOV A,#75H CJNE A,Flash_flag2,No_write_ID	
<b>MOV</b>	UserID1,#ID_DATA_1	Write Uiser ID1
	MOV A,#38H	
	CJNE A,Flash_flag1,No_write_ID	
	MOV A,#75H CJNE A,Flash_flag2,No_write_ID	
	MOV UserID2,#ID_DATA_2	Write Uiser ID2
	MOV A,#38H	
	CJNE A, Flash_flag1, No_write_ID	
	MOV A.#75H	
<b>MOV</b>	CJNE A, Flash_flag2, No_write_ID UserID3,#ID_DATA_3	<b>Write Uiser ID3</b>
RET		
No_write_ID:		
	MOV UserID1,#00H MOV UserID2,#00H	
MOV	UserID3,#00H	
<b>RET</b>		

**Figure 90. Overview of Main**







**Figure 91. Protection Flow of Invalid Erase/ Write**



### 19.9 **Read mode**

The Reading program procedure in user program mode is shown in the followings:

Load received data from Flash memory on MOVC instruction by indirectly addressing mode.

MOV A,#0 MOV DPH,#0x0F MOV DPL,#0xA0 :Flash memory address MOVC A,@A+DPTR ;read data from Flash memory

## **Figure 92. Program Tip: Reading**

## **19.10 Code write protection mode**

The code write protection program procedure in user program mode:

- 1. Set Flash identification register (FIDR).
- 2. Check the UserID for to prevent the invalid work **NOTE** .
- 3. Set Flash mode control register (FMCR).

**NOTE:** Please refer t[o 19.8 Protection for Invalid Erase/Write.](#page-161-0)

MOV FIDR,#0xA5 ;Identification value MOV A,#ID DATA 1 ;Check the UserID(written by user) CJNE A,UserID1,No\_WriteErase ;This routine for UserID must be needed. MOV A,#ID\_DATA\_2 CJNE A,UserID2,No\_WriteErase MOV FMCR,#0x04 ;Start Flash Code Write Protection mode NOP ;Dummy instruction, This instruction must be needed. NOP ;Dummy instruction, This instruction must be needed.<br>NOP :Dummy instruction, This instruction must be needed. ; Dummy instruction, This instruction must be needed. No\_WriteErase: MOV FIDR,#00H MOV UserID1,#00H MOV UserID2,#00H ---

**Figure 93. Program Tip: Code Write Protection**



### 20 **Data Flash memory**

The A96L414/A96L416 includes Data Flash memory of 256bytes. It can be written, erased, and overwritten. The Data Flash memory can be read by 'MOVX' instruction.

- Data Flash Size: 256bytes
- Single power supply program and erase
- Command interface for fast program and erase operation
- Up to 100,000 program/erase cycles at typical voltage and temperature for memory

The write/erase cycles of the internal Data Flash can be increased significantly if it is divided into smaller and used in turn. If 256bytes are divided into 8 areas with 32bytes and the each area from 1st to 8th is used up to 100,000 cycles, the total erase/write is for 800,000 cycles.





[Figure 94](#page-167-0) describes the relationship between Data Flash page buffer, Data Flash controller, and Data Flash sector addresses.

<span id="page-167-0"></span>**Figure 94. Data Flash Structure**



#### 20.1 **Register map**



## **Table 32. Data Flash Register Map**

### 20.2 **Register description: Data Flash control and status**

**DFSADRH (Data Flash Sector Address High Register): F3H**



DFSADRH[7:0] Data Flash Sector Address High

## **DFSADRL (Data Flash Sector Address Low Register): F2H**



Initial value: 00H

DFSADRL[7:5] Data Flash Sector Address Low

## **DFIDR (Data Flash Identification Register): F4H**

`



DFIDR[7:0] Data Flash Identification

Others No identification value

01101001 Identification value for a Data Flash mode

(These bits are automatically cleared to logic '00H' immediately after one time operation except "Data Flash page buffer reset mode")





# **DFMCR (Data Flash Mode Control Register): F5H**

Others Values: No operation

(Automatically cleared to logic '00H' immediately after one time operation)



### 20.3 **Erase mode**

The sector erase program procedure in user program mode:

- 1. Page buffer clear (DFMCR=0x01)
- 2. Write '0' to page buffer
- 3. Set Data Flash sector address register (DFSADRH/DFSADRL).
- 4. Set Data Flash identification register (DFIDR).
- 5. Check the UserID for to prevent the invalid work<sup>NOTE</sup>.
- 6. Set Data Flash mode control register (DFMCR).
- 7. Erase verify

**NOTE:** Please refer to [19.8 Protection for Invalid Erase/Write.](#page-161-0)



ANL EO,#0xF8 ;Set DPTR0 MOV DFMCR,#0x01 ;page buffer clear NOP ;Dummy instruction, This instruction must be needed. NOP ;Dummy instruction, This instruction must be needed. ;Dummy instruction, This instruction must be needed. MOV A,#0 MOV R0,#DF SectorSize :Sector size of Data Flash MOV DPH,#0x70 ;Page Buffer Address is 7000H MOV DPL,#0 DF\_Pgbuf\_clr: MOVX @DPTR,A INC DPTR DJNZ R0, DF Pgbuf clr ; Write '0' to all page buffer MOV DFSADRH,#SAH ;Sector Address High Byte. MOV DFSADRL,#SAL ;Sector Address Low Byte MOV DFIDR,#0x69 ;Identification value MOV A,#DF\_ID\_DATA\_1 ;Check the UserID(written by user)<br>CJNE A,DF UserID1,No DFWriteErase;This routine for UserID must be ne A,DF\_UserID1, No\_DFWriteErase; This routine for UserID must be needed. MOV A,#DF\_ID\_DATA\_2 CJNE A,DF\_UserID2,No\_DFWriteErase MOV DFMCR,#0x02 ;Start Data Flash erase mode<br>NOP :Dummy instruction. This instruction r : Dummy instruction, This instruction must be needed. NOP ;Dummy instruction, This instruction must be needed. NOP ;Dummy instruction, This instruction must be needed. LJMP DF Erase verify --- No\_DFWriteErase: MOV DFIDR,#00H MOV DF\_UserID1,#00H MOV DF\_UserID2,#00H --- DF Erase\_verify: MOV A,DFMCR JNB ACC.7,DF\_Erase\_verify --- DF\_Verify\_error: ---

**Figure 95. Program Tip: Sector Erase**



### 20.4 **Write mode**

The sector Write program procedure in user program mode

- 1. Page buffer clear (DFMCR=0x01)
- 2. Write data to page buffer
- 3. Set Data Flash sector address register (DFSADRH/DFSADRL).
- 4. Set Data Flash identification register (DFIDR).
- 5. Check the UserID for to prevent the invalid work **NOTE** .
- 6. Set Data Flash mode control register (DFMCR).
- 7. Write verify

**NOTE:** Data of the address must be "00H" before writing data to an address.





**Figure 96. Program Tip: Sector Write**



The Byte Write program procedure in user program mode

- 1. Page buffer clear (DFMCR=0x01)
- 2. Write data to page buffer
- 3. Set Data Flash sector address register (DFSADRH/DFSADRL).
- 4. Set Data Flash identification register (DFIDR).
- 5. Check the UserID for to prevent the invalid work **NOTE** .
- 6. Set Data Flash mode control register (DFMCR).
- 7. Write verify

**NOTE:** Data of the address must be "00H" before writing data to an address.



```
ANL EO,#0xF8 ;Set DPTR0
   MOV DFMCR,#0x01 ;page buffer clear
   NOP ;Dummy instruction, This instruction must be needed.
   NOP ;Dummy instruction, This instruction must be needed.
                           ;Dummy instruction, This instruction must be needed.
   MOV A,#5
   MOV DPH,#0x70
   MOV DPL,#0
   MOVX @DPTR,A ;Write data to page buffer
   MOV A,#6
   MOV DPH,#0x70<br>MOV DPL,#0x05
           DPL,#0x05
   MOVX @DPTR,A ;Write data to page buffer
   MOV DFSADRH,#SAH ;Sector Address High Byte.
   MOV DFSADRL,#SAL ;Sector Address Low Byte
   MOV DFIDR,#0x69 ;Identification value
   MOV A,#DF_ID_DATA_1 ;Check the UserID(written by user)
   CJNE A,DF_UserID1,No_DFWriteErase;This routine for UserID must be needed. 
   MOV A,#DF_ID_DATA_2
   CJNE A,DF_UserID2,No_DFWriteErase
   MOV DFMCR,#0x04 ;Start DATA FLASH write mode<br>NOP :Dummy instruction. This instruction mu
                           : Dummy instruction. This instruction must be needed.
   NOP ;Dummy instruction, This instruction must be needed.
   NOP ;Dummy instruction, This instruction must be needed.
   LJMP DF Write_verify
    ---
No_DFWriteErase:
   MOV DFIDR,#00H
   MOV DF UserID1,#00H
   MOV DF_UserID2,#00H
    ---
DF_Write_verify:
   MOV A,DFMCR
   JNB ACC.7,DF_Write_verify
    ---
DF_Verify_error:
    ---
```
## **Figure 97. Program Tip: Byte Write**



### 20.5 **Read mode**

The Reading program procedure in user program mode

 Load the received data from Data Flash memory on MOVX instruction by indirectly addressing mode.



**Figure 98. Program Tip: Reading**



### **Electrical characteristics** 21



### $21.1$ **Absolute maximum ratings**

## temperature **Caution**: Stresses beyond those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above

maximum rating conditions for extended periods may affect device reliability.

### 21.2 **Operating conditions**

The device must be used in operating conditions that comply with the parameters in [Table 34.](#page-177-0)

<span id="page-177-0"></span>

## **Table 34. Recommended Operating Conditions**



### $21.3$ **ADC characteristics**



## **Table 35. ADC Characteristics**

## **NOTES**:

1. Zero offset error is the difference between 0000000000 and the converted output for zero input voltage (VSS).

2. Top offset error is the difference between 1111111111 and the converted output for top input voltage (AVREF).

3. If AVREF is less than 2.7V, the resolution degrades by 1-bit whenever AVREF drops 0.1V. (@ADCLK = 0.5MHz, under 2.7V resolution has no test.)

### $21.4$ **LDO characteristics**

## **Table 36. LDO Characteristics**





# **Power on Reset**



## **Table 37. Power on Reset Characteristics**



## **Figure 99. Power-On Reset Timing**

### **Low voltage reset characteristics**  $21.6$

## **Table 38. LVR Characteristics**




#### **Operational amplifier 0/1 characteristics**  $21.7$



## **Table 39. Operational Amplifier 0/1 Characteristic**



#### **High frequency internal RC oscillator characteristics** 21.8





#### **Low frequency internal RC oscillator characteristics**  $21.9$

### **Table 41. Low Frequency Internal RC Oscillator Characteristics**

(TA=-40℃ to +85℃, VDD=2.0V to 3.6V, VSS=0V)



## **Internal Watchdog Timer RC oscillator characteristics**

## **Table 42. Internal WDTRC Oscillator Characteristics**

 $(T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , VDD=2.0V to 3.6V, VSS=0V)





## **DC characteristics**



#### **Table 43. DC Characteristics**

**NOTES**:

1. Where the f<sub>HFIRC</sub> is a high frequency internal RC oscillator and the f<sub>LFIRC</sub> is a low frequency.<br>2. All supply current items don't include the current of an internal Watch-dog timer RC (WDTF

All supply current items don't include the current of an internal Watch-dog timer RC (WDTRC) oscillator and a peripheral block.

3. All supply current include the current of the power-on reset (POR) block.

LFIRC on



## **Constant sink current electrical characteristics**



## **Table 44. Constant Sink Current Electrical Characteristics**



## **AC characteristics**









## **SPI characteristics**

**Table 46. SPI Characteristics**

			$(T_A = -40^{\circ}C$ to $+85^{\circ}C$ , VDD=2.0V to 3.6V)			
<b>Parameter</b>	Symbol	<b>Conditions</b>	Min.	Typ.	Max.	Unit
clock pulse Output		Internal SCK source	1000			
period	tsck					
Input clock pulse period		<b>External SCK source</b>	1000			
Output clock high, low		Internal SCK source	400			
pulse width	tsckh					
high, Input clock low	<b>t</b> sckl	External SCK source	400			
pulse width						ns
First output clock delay	t <sub>FOD</sub>	Internal/external <b>SCK</b>	500			
time		source				
Output clock delay time	tos				125	
Input setup time	t <sub>DIS</sub>		500			
Input hold time	<b>t</b> <sub>DIH</sub>		500			



**Figure 101. SPI Timing**



## **UART timing characteristics**







**Figure 102. UART Timing Characteristics**



**Figure 103. Timing Waveform of UART Module**



# **I2C characteristics**



### **Table 48. I2C Characteristics**



**Figure 104. Timing Waveform of I2C**



## **Data retention voltage in STOP mode**













# **Internal Flash characteristics**

## **Table 50. Internal Flash Characteristics**



## **Internal Data Flash characteristics**

## **Table 51. Internal Data Flash Characteristics**



## **Input/output capacitance characteristics**

## **Table 52. I/O Capacitance Characteristics**

 $(T_4 = -40^{\circ}C$  to  $+85^{\circ}C$ , VDD=0V)







#### 21.21 **Recommended circuit and layout**



#### **Recommended circuit and layout with SMPS power** 21.22



**Figure 108. Recommended Circuit and Layout with SMPS Power**



## **Typical characteristics**

Figures and tables introduced in this chapter can be used only for design guidance, and are not tested or guaranteed. In graphs or tables some data may exceed specified operating range, and can be only for information. The device is guaranteed to operate properly only within the specified range.

The data presented in this chapter is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.



**Figure 109. RUN (IDD1) Current**





**Figure 110. IDLE (IDD2) Current**



**Figure 111. RUN (IDD3) Current**





**Figure 112. IDLE (IDD4) Current**



**Figure 113. STOP (IDD5) Current**



#### 22 **Package information**

#### 22.1 **20 TSSOP package information**



**Figure 114. 20 TSSOP Package Outline**





#### **16 SOPN package information** 22.2

**Figure 115. 16 SOPN Package Outline**



#### **Ordering information** 23

#### **Table 53. A96L414/A96L416 Device Ordering Information**



\* For available options or further information on the device with an "\*" mark, please contact the **ABOV** sales office.



**Figure 116. A96L414/ A96L416 Device Numbering Nomenclature**



#### 24 **Development tools**

This chapter introduces wide range of development tools for A96L414/A96L416. ABOV offers software tools, debuggers, and programmers to help a user in generating right results to match target applications. ABOV supports entire development ecosystem of the customers.

#### 24.1 **Compiler**

ABOV semiconductor does not provide any compiler for A96L414/A96L416. However, since A96L414/A96L416 has Mentor 8051 as its CPU core, you can use all kinds of third party's standard 8051 compiler such as Keil C Compiler. These compilers' output debug information can be integrated with our OCD emulator and debugger. Please visit our website [www.abovsemi.com](http://www.abovsemi.com/) for more information regarding the OCD emulator and debugger.

#### 24.2 **OCD (On-Chip Debugger) emulator and debugger**

The OCD emulator supports ABOV Semiconductor's 8051 series MCU emulation. The OCD uses two wires interfacing between PC and MCU, which is attached to user's system. The OCD can read or change the value of MCU's internal memory and I/O peripherals. In addition, the OCD controls MCU's internal debugging logic. This means OCD controls emulation, step run, monitoring and many more functions regarding debugging.

The OCD debugger program runs underneath MS operating system such as MS-Windows NT/ 2000/ XP/ Vista/ 7/ 8/ 8.1/ 10 (32-bit, 64-bit).

Programming information using the OCD is provided in section **24.5 [Circuit design guide](#page-201-0)** later part in this chapter. More detailed information about the OCD, please visit our website [www.abovsemi.com](http://www.abovsemi.co/) and download the debugger S/W and documents.



## **Figure 117. OCD and Pin Descriptions**

Following is the OCD mode connections:

- DSCL (A96L414/A96L416 P12 port)
- DSDA (A96L414/A96L416 P13 port)



#### 24.3 **Programmer**

### **24.3.1 E-PGM+**

E-PGM+ is a single programmer, and allows a user to program on the device directly.

- Support ABOV / ADAM devices
- 2~5 times faster than S-PGM+
- Main controller : 32-bit MCU @ 72MHz
- Buffer memory : 1MB



**Figure 118. E-PGM+ (Single Writer) and Pin Descriptions**

#### **24.3.2 OCD emulator**

OCD emulator allows a user to write code on the device too, since OCD debugger supports ISP (In System Programming). It doesn't require additional H/W, except developer's target system.



## **24.3.3 Gang programmer**

E-Gang4 and E-Gang6 allows a user to program on multiple devices at a time. They run not only in PC controlled mode but also in standalone mode without PC control. USB interface is available and it is easy to connect to the handler.





**Figure 119. E-Gang4 and E-Gang6 (for Mass Production)**



#### $24.4$ **MTP programming**

Program memory of A96L414/A96L416 is an MTP Type. This Flash is accessed through four pins such as DSCL, DSDA, VDD, and VSS in serial data format. [Table 55](#page-200-0) introduces each pin and corresponding I/O status.

<span id="page-200-0"></span>

## **Table 55. Pins for MTP Programming**

## **24.4.1 On-board programming**

The A96L414/A96L416 needs only four signal lines including VDD and VSS pins for programming Flash with serial protocol. Therefore the on-board programming is possible if the programming signal lines are considered when the PCB of application board is designed.



#### <span id="page-201-0"></span>24.5 **Circuit design guide**

When programming Flash memory, the programming tool needs 4 signal lines, DSCL, DSDA, VDD, and VSS. When you design a PCB circuit, you should consider the usage of these 4 signal lines for the on-board programming.





#### **24.5.1 On-Chip Debug system**

Detail descriptions for programming via the OCD interface can be found in the following figures. [Table](#page-202-0)  [56](#page-202-0) introduces features of OCD and [Figure 121](#page-202-1) shows a block diagram of the OCD interface and the On-chip Debug system.

<span id="page-202-0"></span>



<span id="page-202-1"></span>**Figure 121. On-Chip Debugging System in Block Diagram**



#### **24.5.2 Two-pin external interface**

#### **Basic transmission packet**

- 10-bit packet transmission using two-pin interface.
- 1-packet consists of 8-bit data, 1-bit parity and 1-bit acknowledge.
- Parity is even of '1' for 8-bit data in transmitter.
- Receiver generates acknowledge bit as '0' when transmission for 8-bit data and its parity has no error.
- When transmitter has no acknowledge (Acknowledge bit is '1' at tenth clock), error process is executed in transmitter.
- When acknowledge error is generated, host PC makes stop condition and transmits command which has error again.
- Background debugger command is composed of a bundle of packet.
- Start condition and stop condition notify the start and the stop of background debugger command respectively.



**Figure 122. 10-bit Transmission Packet**



## **Packet transmission timing**



**Figure 123. Data Transfer on Twin Bus**



**Figure 124. Bit Transfer on Serial Bus**



**Figure 125. Start and Stop Condition**





#### **Figure 126. Acknowledge on Serial Bus**



**Figure 127. Clock Synchronization during Wait Procedure**



### **24.5.3 Connection of transmission**



Two-pin interface connection uses open-drain (wire-AND bidirectional I/O).



# **Appendix**

# **A. Configure option**

## **Register description: configure option control**

## **CONFIGURE OPTION 1: ROM Address 001FH**







## **CONFIGURE OPTION 2 for 8-kBytes Flash memory: ROM Address 001EH**



## **B. Instruction table**

- Instructions are either 1, 2 or 3 bytes long as listed in the 'Bytes' column in tables shown below.
- Each instruction takes either 1, 2 or 4 machine cycles to execute as listed in the following tables in this section.
- 1 machine cycle comprises 2 system clock cycles.















### **Table 59. Instruction Table: Data Transfer**





#### **Table 60. Instruction Table: Boolean**





### **Table 61. Instruction Table: Branching**

#### **Table 62. Instruction Table: Miscellaneous**



## **Table 63. Instruction Table: Additional Instructions**





 $\blacksquare$ 

 $\blacksquare$ 

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, and the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11→F1 (for example), are used for absolute jumps and calls, with the top 3 bits of the code being used to store the top three bits of the destination address.

The CJNE instructions use the abbreviation #d for immediate data; other instructions use #data.



## **C. Flash protection for invalid erase/ write**

Appendix C shows example code to prevent code or data from being changed by abnormal operations such as noise, unstable power, and malfunction.



**Figure 129. Flash Protection against Abnormal Operations**

#### **How to protect the Flash**

- Divide into decision and execution to Erase/Write in Flash.
	- Check the program sequence from decision to execution in order of precedence about Erase/Write.
	- Setting the flags in program and check the flags in main loop at the end
	- When the Flash Erase/Write is executed, check the flags. If not matched, do not execute.
- Check the range of Flash Sector Address
	- If the Flash sector address is outside of specific area, do not execute.
- Use the Dummy Address
	- Set the Flash sector address to dummy address in usually run time.
	- Change the Flash sector address to real area range shortly before Erase/Write.
	- Even if invalid Erase/Write occurred, it will be Erase/Write in dummy address in Flash.
- Use the LVR/LVI
	- Unstable or low powers give an adverse effect on MCU. So use the LVR/LVI

#### **Protection flow description**

The Flash protection procedure is described in flowchart in [Figure 130,](#page-218-0) and each step in this figure is described in the following lists:


- 1. Initialization
	- Set the LVR/LVI. Check the power by LVR/LVI and do not execute under unstable or low power.
	- Initialize User\_ID1/2/3
	- Set Flash Sector Address High/Middle/Low to Dummy address. Dummy address is set to unused area range in Flash.
- 2. Decide to Write
	- When the Erase/Write are determined, set flag. Do not directly Erase/Write in Flash.
	- Make the user data.
- 3. Check and Set User\_ID1/2/3
	- In the middle of source, insert code which can check and set the flags.
	- By setting the User\_ID 1/2/3 sequentially and identify the flow of the program.
- 4. Set Flash Sector Address
	- Set address to real area range shortly before Erase/Write in Flash.
	- Set to Dummy address after Erase/Write. Even if invalid work occurred, it will be Erase/Write in Dummy address in Flash.
- 5. Check Flags
	- If every flag (User\_ID1/2/3, LVI, Flash Address Min/Max) was set, than do Erase/Write.
	- If the Flash Sector Address is outside of Min/Max, do not execute
	- Address Min/Max is set to unused area.



- 6. Initialize Flags
	- Initialize User\_ID1/2/3
	- Set Flash Sector Address to Dummy Address
- Sample Source
	- Refer to the ABOV website [\(www.abovsemi.com](http://www.abovsemi.co/)).
	- It is created based on the MC97F2664.
	- Each product should be modified according to the Page Buffer Size and Flash Size





**Figure 130. Flowchart of Flash Protection**



## **Other protection by the configure options**

- Protection by Configure option
	- Set Flash protection by MCU Write Tool (OCD, PGM+, etc.)
		- Vector Area:

00H~FFH

■ Specific Area (A96L414):

0.7KBytes (Address 0100H – 03FFH)

1.7KBytes (Address 0100H – 07FFH)

2.7KBytes (Address 0100H – 0BFFH)

3.8KBytes (Address 0100H – 0FFFH)

5.7KBytes (Address 0100H – 17FFH)

6.7KBytes (Address 0100H – 1BFFH)

7.2KBytes (Address 0100H – 1DFFH)

7.5KBytes (Address 0100H – 1EFFH)

- Specific Area (A96L416):
- 0.7KBytes (Address 0100H 03FFH)

1.7KBytes (Address 0100H – 07FFH)

- 2.7KBytes (Address 0100H 0BFFH)
- 3.8KBytes (Address 0100H 0FFFH)
- 13.7KBytes (Address 0100H 37FFH)
- 14.7KBytes (Address 0100H 3BFFH)
- 15.2KBytes (Address 0100H 3DFFH)
- 15.5KBytes (Address 0100H 3EFFH)
- The range of protection may be different each product.



# **D. Example circuit**



**Figure 131. Example circuit using only IR LED(16 SOPN)**





**Figure 132. Example circuit using IR LED and Blue LED(16 SOPN)**









**Figure 134. Example circuit using IR LED and Blue LED (20 TSSOP)**



# **Revision history**





**Korea**

**Regional Office**, Seoul **HQ**, Ochang<br> **R&D, Marketing & Sales** R&D, QA, ar 8th Fl., 330, Yeongdong-daero, Gangnam-gu, Seoul, 06177, Korea

Tel: +82-2-2193-2200 Fax: +82-2-508-6903 [www.abovsemi.com](http://www.abov.co.kr/)

#### **Domestic Sales Manager Global Sales Manager China Sales Manager** Tel: +82-2-2193-2206 Fax: +82-2-508-6903 Email[: sales\\_kr@abov.co.kr](mailto:sales_kr@abov.co.kr)

R&D, QA, and Test Center 93, Gangni 1-gil, Ochang-eup, Cheongwon-gun, Chungcheongbuk-do, 28126, Korea Tel: +82-43-219-5200

Fax: +82-43-217-3534 [www.abovsemi.com](http://www.abov.co.kr/)

Tel: +82-2-2193-2281 Fax: +82-2-508-6903 Email[: sales\\_gl@abov.co.kr](mailto:sales_gl@abov.co.kr)

Tel: +86-755-8287-2205 Fax: +86-755-8287-2204 Email: [sales\\_cn@abov.co.kr](mailto:sales_cn@abov.co.kr)

#### **ABOV Disclaimer**

### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

ABOV Semiconductor ("ABOV") reserves the right to make changes, corrections, enhancements, modifications, and improvements to ABOV products and/or to this document at any time without notice. ABOV does not give warranties as to the accuracy or completeness of the information included herein. Purchasers should obtain the latest relevant information of ABOV products before placing orders. Purchasers are entirely responsible for the choice, selection, and use of ABOV products and ABOV assumes no liability for application assistance or the design of purchasers' products. No license, express or implied, to any intellectual property rights is granted by ABOV herein. ABOV disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of ABOV products in such unauthorized applications. ABOV and the ABOV logo are trademarks of ABOV. All other product or service names are the property of their respective owners. Information in this document supersedes and replaces the information previously supplied in any former versions of this document. **© 2020 ABOV Semiconductor – All rights reserved**

