

Ultra-Low Power Cortex-M0+ Microcontroller Flash 32/16KB, SRAM 4KB, ADC, Temperature Sensor

UM Rev. 1.00

Introduction

A31L22x User's manual contains complete information of the A31L22x MCU for application developers who use A31L222 or A31L221 for their specific needs.

The ultra-low power A31L22x series is a 32-bit general purpose microcontroller for various appliances. To meet the requirements for the complexity and high performance in consumer electronics, the ultralow power A31L22x series incorporates ARM's high-speed 32-bit Cortex-M0+ Core, and has up to 32KB of Flash memory, and 4KB of SRAM.

As shown in [Figure 1,](#page-0-0) the ultra-low power A31L22x series has various peripherals such as 16-bit timers, Real timer and calendar, 12-bit ADC, Comparator, CRC generator, UART, USART, LPUART, I2C, SPI, etc. It also has a POR, LVR, LVI, and an internal RC oscillator.

The A31L22x series supports SLEEP mode and DEEP SLEEP mode to reduce power consumption.

Figure 1. Conceptual Block Diagram of A31L22x Series

Contents

List of figures

List of tables

1 Description

The ultra-low power A31L22x series is a microcontroller based on ARM Cortex-M0+ core with a Flash memory of up to 32KB, and an SRAM of 4KB. Operation voltage of the device ranges from 1.71V to 3.6V. It provides a highly flexible and cost-effective solution for many embedded control applications.

This device offers 16-bit timers, Real timer and calendar, 12-bit ADC, Comparator, CRC generator, UART, USART, LPUART, I2C, SPI, etc. The A31L22x series also has a POR, LVR, LVI, and an internal RC oscillator.

The ultra-low power A31L22x series supports SLEEP mode and DEEP SLEEP mode to reduce power consumption. The A31L22x series is suitable for ultra-low power applications.

1.1 Device overview

1.2 Block diagram

[Figure 2](#page-18-1) shows a block diagram of the A31L22x series.

1.3 Functional description

The following sections provide a brief description of the features of the A31L22x series microcontroller.

1.3.1 ARM Cortex-M0+

The Cortex-M0+ processor has a very low gate count. It is a highly energy efficient processor for microcontrollers and deeply embedded applications that require an area-optimized, low-power processor.

In the core, the system timer (SYSTICK) provides a simple 24-bit timer that can be used as a real time operating system (RTOS) or as a simple counter.

The processor implements the ARMv6-M Thumb instruction set including a number of 32-bit instructions, which are introduced with Thumb-2 technology. Hardware single-cycle multiplication is available.

Integrated Nested Vectored Interrupt Controller (NVIC) provides deterministic interrupt handling.

It also supports SWD debugging features.

1.3.2 Nested Vector Interrupt Controller (NVIC)

External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the priority of each interrupt.

The NVIC embedded in the Cortex-M0+ processor core achieves low latency interrupts processing and efficient processing of late arriving interrupts.

All NVIC registers can only be accessed through word transfers.

1.3.3 32KB internal Code Flash memory

The A31L22x series has built-in 32KB Flash memory.

It supports self-programming feature. In addition, ISP and JTAG programming in boot or debug mode are supported.

1.3.4 4KB internal SRAM

On-chip 4KB SRAM is used as a working memory space and as a program code area temporarily.

1.3.5 Boot logic

A boot logic supports Flash programming. The boot logic is activated when the external boot pin is set to boot mode.

1.3.6 System Control Unit (SCU)

An SCU block manages internal power, clock, reset and operation mode. It also controls the analog blocks (Oscillator Block, VDC and LVR).

1.3.7 Power Management Unit (PMU)

A PMU block manages power of internal core, Code Flash, SRAM, logic, and peripheral blocks in RUN, SLEEP, and DEEP SLEEP modes.

It also controls the wake-up time from SLEEP and DEEP SLEEP modes.

1.3.8 24-bit Watchdog Timer (WDT)

A Watchdog Timer monitors the system. It generates internal resets or interrupts to detect abnormal status of the system.

1.3.9 Multi-purpose 16-bit timer

Four-channel 16-bit timers and one-channel low power general-purposed 16-bit timer support the functions introduced below:

- Periodic timer mode
- Counter mode
- PWM mode
- Capture mode

1.3.10 Real Time Clock and Calendar (RTCC)

A real time clock and a calendar can run in SLEEP and DEEP SLEEP modes. The RTCC is not reset by a system reset except in the event of a power-on reset.

1.3.11 USART (UART and SPI)

USART supports UART and SPI modes. The A31L22x series has 1 channel USART module.

Boot mode uses this USART10 block to download Flash program.

1.3.12 Inter-integrated Circuit (I2C) interface

The A31L22x series has one channel of I2C block and supports up to 1MHz I2C communication.

Master and slave modes are available.

1.3.13 Serial Peripheral Interface (SPI)

The A31L22x series has one channel of SPI block and supports up to 16MHz communication.

Master and slave modes are available.

1.3.14 Universal Asynchronous Receiver/Transmitter (UART)

The A31L22x series has one channel of UART block.

For accurate baud rate control, a fractional baud-rate generation feature is supported.

1.3.15 Low Power Universal Asynchronous Receiver/Transmitter (LPUART)

The A31L22x series has one channel of Low Power UART block. This LPUART is available at 32.768kHz sub oscillator with up to 9600bps.

1.3.16 General PORT I/Os (GPIO)

8-bit PA port, 2-bit PC port, 3-bit PD port, and 4-bit PE port are available and provide multiple functions.

- General I/O port
- External interrupt input port and on-chip input debounce filter
- Programmable pull-up, pull-down, and open-drain selection

1.3.17 12-bit Analog-to-Digital Converter (ADC)

ADC of the A31L22x series can convert analog signals to digital signals at a conversion rate of up to 0.5Msps. 12-channel analog MUX provides various combinations of data from external and internal analog signals.

1.3.18 Comparator

The A31L22x series has two comparator blocks. The block has an internal reference for channels.

1.3.19 Cyclic Redundancy Check (CRC) generator

The A31L22x series has four polynomials for the CRC generator: CRC-CCITT, CRC-8/-16/-32.

1.3.20 Temperature Sensor (TS)

The Temperature Sensor consists of a ring-oscillator. Its frequency varies with temperature.

2 Pinouts and pin descriptions

In chapter 2, pinouts and pin descriptions of the A31L22x series are introduced.

2.1 Pinouts

Figure 5. TSSOP-16 Pinouts

2.2 Pin description

[Table 2](#page-25-1) shows pin configuration containing several pairs of power/ground and other dedicated pins. Multi-function pins have up to nine selections of functions including GPIO.

Table 2. Pin Description

Pin number			Pin name	Type	Description	Remark
TSSOP-20	QFN-20	TSSOP-16				
6	9		PA6*	IOUDS	PORT A Bit 6 Input/Output	
			T43OUTA	O	Timer 43 pulse output	
			T43INP	ı	Timer 43 capture/force input	
			MISO1	I/O	SPI master input, slave output	
			AN ₆	IA	A/D converter analog input channel	
			CP0OUT	OA	Comparator 0 output	
$\overline{7}$	10		PA7*	IOUDS	PORT A Bit 7 Input/Output	
			T43OUTB	O	Timer 43 pulse output	
			EC43		Timer 43 event count input	
			MOSI1	I/O	SPI master output, slave input	
			AN7	IA	A/D converter analog input channel	
			CP1OUT	OA	Comparator 1 output	
			CP _{1P1}	IA	Comparator 1 positive input	
8	11	6	PC ₅	IOUDS	PORT C Bit 5 Input/Output	
			LPRXD0	Input	Low power UART data input	
			MISO1	I/O	SPI master input, slave output	
			SWDIO*	I/O	SWD data input/output	Pull-up when reset
9	12	$\overline{7}$	PC6	IOUDS	PORT C Bit 6 Input/Output	
			LPTXD0	Output	Low power UART data output	
			MOSI1	I/O	SPI master output, slave input	
			SWCLK*	Input	SWD clock input	Pull-down when reset
10	13	8	PD ₃ *	IOUDS	PORT D Bit 3 Input/Output	5V tolerant I/O
			LPDE0	O	Low power UART DE signal output	(The internal pull-up
			T50OUT	\circ	Timer 50 pulse output	resistor must be
			SCL ₀	I/O	I2C clock input/output	disabled to use 5V
			TXD ₀	O	UART data output	I/O
11	14	9	$PD4*$	IOUDS	PORT D Bit 4 Input/Output	5V tolerant I/O
			CLKO	O	System clock output	(The internal pull-up
			T50INP	I	Timer 50 capture/clear input	resistor must be
			SDA0	I/O	I2C data input/output	disabled to use 5V
			RXD ₀		UART data input	I/O
12	15	10	PD ₅	IOUDS	PORT D Bit 5 Input/Output	
			BOOT*		Boot mode input	Pull-up when reset
			EC ₅₀		Timer 50 event count input	
			SCK1	I/O	SPI clock input/output	
			RTCOUT	O	Real time clock output	

Table 2. Pin Description (continued)

NOTES:

1. Notation: I=Input, O=Output, U=Pull-up, D=Pull-down, S=Schmitt-Trigger Input Type, C=CMOS Input Type, A=Analog, P=Power

2. (*) Selected pin function after reset condition

3. Pin order may be changed with revision notice.

3 Central Processing Unit (CPU)

The A31L22x series uses Cortex® -M0+ as its CPU and includes an interrupt controller named NVIC.

3.1 Cortex_M0+ **core**

The Cortex-M0+ processor is the most energy-efficient ARM processor available. It builds on the very successful Cortex-M0+ processor, retaining full instruction set and tool compatibility, while further reducing energy consumption and increasing performance.

Please refer to the technical reference manual "ARM DDI 0484C" provided by ARM for detail information of Cortex-M0+.

3.2 Interrupt controller

The Cortex-M0+ processor has an embedded interrupt controller named Nested Vector Interrupt Controller (NVIC). The A31L22x series has an additional interrupt control block for controlling 32 interrupt sources generated by internal peripherals.

To use interrupts from internal peripherals, both the NVIC and the interrupt control block must be configured properly.

This document only describes the peripheral interrupt controller, therefore for more information on NVIC inside the Cortex-M0+ processor, please refer to the technical reference manual "ARM DDI 0484C" on the ARM technical document site.

Table 3. Interrupt Vector Map

Priority	Vector Address	Interrupt Source
-5	0x0000 002C	SVCall Exception
-4	0x0000 0030	Reserved
-3	0x0000 0034	
-2	0x0000_0038	PenSV Exception
-1	0x0000_003C	SysTick Exception
0	0x0000 0040	LVI Interrupt
1	0x0000 0044	WUT Interrupt
$\mathbf 2$	0x0000 0048	WDT Interrupt
3	0x0000_004C	EINT0 Interrupt
4	0x0000 0050	EINT1 Interrupt
5	0x0000 0054	EINT2 Interrupt
6	0x0000 0058	EINT3 Interrupt
7	0x0000_005C	TIMER40 Interrupt
8	0x0000_0060	TIMER41 Interrupt
9	0x0000 0064	TIMER42 Interrupt
10	0x0000 0068	I2C0 Interrupt
11	0x0000 006C	USART10 Interrupt
12	0x0000_0070	SPI1 Interrupt
13	0x0000 0074	Reserved
14	0x0000 0078	
15	0x0000 007C	TIMER50 Interrupt
16	0x0000_0080	Reserved
17	0x0000 0084	
18	0x0000 0088	ADC Interrupt
19	0x0000 008C	UART0 Interrupt
20	0x0000 0090	Temperature Sensor Interrupt

Table 3. Interrupt Vector Map (continued)

Table 3. Interrupt Vector Map (continued)

3.3 Registers

Base address and register map of the interrupt registers are shown in [Table 4](#page-32-2) an[d Table 5.](#page-32-3)

Table 5. Interrupt Controller Register Map

NOTES:

1. $n = A, C, D, and E$

2. $x = 0$ to 3

3.3.1 INTC_PnTRIG: port n interrupt trigger selection register

INTC_PnTRIG register is 32-bit size and accessible in 32/16/8-bit (n= A, C, D, and E).

INTC_PACR=0x4000_1100, INTC_PCCR=0x4000_1108

3.3.2 INTC_PnCR: port n interrupt control register

INTC_PnCR register is 32-bit size and accessible in 32/16/8-bit (n= A, C, D, and E).

NOTE: Do not write "11" to the corresponding INTCTLx[1:0] bits when the ITRIGx bit of INTC_PnTRIG is '1'. If so, it may cause a malfunction.

3.3.3 INTC_PnFLAG: port n interrupt flag register

INTC_PnFLAG register is 32-bit size and accessible in 32/16/8-bit (n= A, C, D, and E).

INTC_EINT0CONF1=0x4000_1300, INTC_EINT1CONF1=0x4000_1304

3.3.4 INTC_EINTnCONF1: external interrupt n configuration register 1 (n= 0 to 3)

INTC_EINTnCONF1 register is 32-bit size and accessible in 32/16/8-bit.

Figure 6. Configuration Map for External Interrupt 0/1/2/3 Group (n = A, C, D, and E)

3.3.5 INTC_MSK: interrupt source mask register

INTC_MSK register is 32-bit size and accessible in 32/16/8-bit.

x IMSKx Interrupt Source Mask bit, x: 0 to 31

0 Mask. The corresponding interrupt is disabled. 1 Unmask.

NOTES:

1. A mask interrupt source is not used as a wake-up source on "sleep"/"deep sleep" mode.
2. The corresponding interrupts of IMSKx are listed below:

The corresponding interrupts of IMSKx are listed below:

Table 6. Corresponding Interrupts of IMSKx

4 Control memory organization

[Figure 7](#page-38-0) shows addressable memory space in memory map.

4.1 Internal SRAM

The A31L22x series has a block of 0-wait on-chip SRAM. Its size is 4KB, and its base address is 0x2000_0000. The SRAM's memory area is mainly used for data memory and stack memory. It is possible to locate code area in the SRAM memory for fast operation or for Flash erase or program operation for self-program.

This device does not support memory remapping. Therefore, the jump and return are required to process the code in SRAM memory area.

4.2 Boot mode

4.2.1 Boot mode pins

The A31L22x series has Boot mode to program the internal Flash memory. Boot mode is activated when the BOOT pin is set to "Low" level at reset timing. (For normal operation mode, the BOOT pin is set to "High" level.)

Boot mode supports the UART boot using the TXD10/RXD10 ports.

[Table 7](#page-40-0) introduces pins used in the Boot mode.

4.2.2 Boot mode connection

Users can design the target board using Boot mode ports – UART mode of USART10.

[Figure 8](#page-40-1) shows an example diagram of connections in Boot mode.

4.3 Flash memory

The A31L22x series has built-in Flash memory with the following features:

- 32 or 16KB Flash memory
- 32-bit read data bus width
- 128-byte page size
- Page erase and bulk erase available
- 128-byte unit program

Table 8. Internal Flash Memory Specification

Figure 9. Internal Flash Memory Block Diagram

2. Each of Configure Option Pages (page0/1/2/3) is 128-byte size, respectively.

4.3.1 Registers

Base address and register map of the Flash memory controller are shown in [Table 9](#page-43-0) and [Table 10.](#page-43-1)

4.3.1.1 FMC_ADR: Flash memory address register

FMC_ADR register is used to remember the internal Flash memory address. This register is 32-bit size.

31 0 ADDR Flash Memory Address Pointer. This register is reset to 0x5FFFFF80 immediately after a single operation.

NOTE: The LSB-7bits of the target flash address is always considered to "0000000b".

4.3.1.2 FMC_IDR1: Flash memory identification register 1

FMC IDR1 register is an internal Flash memory identification register for Flash mode. This register is 32-bit size.

4.3.1.3 FMC_IDR2: Flash memory identification register 2

FMC IDR2 register is an internal Flash memory identification register for Flash mode. This register is 32-bit size.

3. If incorrect values are written to the FMC_IDR1/2 registers, the registers are cleared to logic 0x00000000.

4.3.1.4 FMC_CR: Flash memory control register

FMC CR register is an internal Flash memory control register. This register is 32-bit size.

- 1. During a Flash memory operation mode, all interrupts are on disable regardless of enable bits. 2. The FMKEY[7:0] and FMOD[3:0] bits are automatically cleared to logic "0x00" immediately
- after a single operation.

4.3.1.5 FMC_BCR: Flash memory configure area bulk erase control register

FMC_BCR register is used to permit bulk erase. This register is 32-bit size.

4.3.1.6 FMC_ERFLAG: Flash memory error flag register

FMC_ERFLAG is 32-bit size, and accessible in 32/16/8-bit.

FMC_ERFLAG=0x4000_1B14

4.3.2 Procedure for Flash memory operation

- The high frequency internal RC oscillator (HIRC) should be enabled by S/W for Flash memory operation.
- The procedure will be cleared, the related registers will be reset, and FMOPFLAG will be set if wrong sequence is detected.
- The address range is 0x10000000 to 0x17FFFFFF when "Flash memory area" is selected.
- The address range is 0x1FFFF000 to 0x1FFFFFFF when "configure option area" is selected.
- If the CPU is in the Flash memory, the CPU will halt while the Flash memory is programmed.
- The "Configure Option Page 0" won't be erased at Flash bulk erase mode.
- The "Configure Option Page 1/2/3" can be erased at Flash bulk erase mode if the CNFxBEN has correct values
- The CPU should not be in the Flash memory area on Flash bulk erase mode.
- A write to the Flash related register is ignored during Flash operation.
- An NMI source should not be selected during Flash memory operation is activated.
- The LVR should be enabled during Flash memory operation is activated (Recommended: 2.17V over).
- The global interrupt should be disabled.
- The CPU should not enter SLEEP and DEEP SLEEP mode during Flash erase/write mode.

4.3.2.1 Page Erase procedure

- 1. Write 0x5FFFFFFF to FMC_ADR when the register is equal to 0x5FFFFF80.
- 2. Write 0x08192A3B to FMC_IDR1 register when the FMC_ADR register is equal to 0x5FFFFFFF.
- 3. Write 0x4C5D6E7F to FMC_IDR2 register when the FMC_ADR register is equal to 0x5FFFFFFF.
- 4. Write 0x6C930001 to FMC_CR register for page buffer reset when the FMC_ADR register is equal to 0x5FFFFFFF.
- 5. Clear page buffer (128bytes) by writing 0xFFFFFFFF repeatedly during the FMC_ADR register is 0x5FFFFFFF.
- 6. Write a page address to FMC_ADR register.
- 7. Read and check the FMC_IDR1 and FMC_IDR2 registers in turn.
- 8. Write 0x6C93A402 (Flash memory area) or 0x6C933802 (configure option area) to FMC_CR register.
- 9. Check whether the FMBUSY bit is '0' or not.
- 10. Verify the erased page of Flash memory.

4.3.2.2 Byte/Page Write procedure

- 1. Write 0x5FFFFFFF to FMC_ADR when the register is equal to 0x5FFFFF80.
- 2. Write 0x08192A3B to FMC_IDR1 register when the FMC_ADR register is equal to 0x5FFFFFFF.
- 3. Write 0x4C5D6E7F to FMC_IDR2 register when the FMC_ADR register is equal to 0x5FFFFFFF.

- 4. Write 0x6C930001 to FMC_CR register for page buffer reset when the FMC_ADR register is equal to 0x5FFFFFFF.
- 5. Write data to page buffer (any bytes) when the FMC_ADR register is equal to 0x5FFFFFFF.
- 6. Write a page address to FMC_ADR register.
- 7. Read and check the FMC_IDR1 and FMC_IDR2 registers in turn.
- 8. Write 0x6C93A404 (Flash memory area) or 0x6C933804 (configure option area) to FMC_CR register.
- 9. Check whether the FMBUSY bit is '0' or not.
- 10. Verify the written page of Flash memory.

4.3.2.3 Flash Bulk Erase procedure

- 1. Write 0x5FFFFFFF to FMC_ADR when the register is equal to 0x5FFFFF80.
- 2. Write 0x08192A3B to FMC_IDR1 register when the FMC_ADR register is equal to 0x5FFFFFFF.
- 3. Write 0x4C5D6E7F to FMC_IDR2 register when the FMC_ADR register is equal to 0x5FFFFFFF.
- 4. Write 0x6C930001 to FMC_CR register for page buffer reset when the FMC_ADR register is equal to 0x5FFFFFFF.
- 5. Write the value 0x5F9A30D7 to FMC_ADR register.
- 6. Read and check the FMC IDR1 and FMC IDR2 register in turn.
- 7. Write 0x6C93A408 to FMC_CR register.
- 8. Check whether the FMBUSY bit is '0' or not.
- 9. Verify all the pages of Flash memory.

4.3.2.4 Flash Bulk Erase procedure including configure option area

- 1. Write 0x5FFFFFFF to FMC_ADR when the register is equal to 0x5FFFFF80.
- 2. Write 0x08192A3B to FMC_IDR1 register when the FMC_ADR register is equal to 0x5FFFFFFF.
- 3. Write 0x4C5D6E7F to FMC_IDR2 register when the FMC_ADR register is equal to 0x5FFFFFFF.
- 4. Write 0x6C930001 to FMC_CR register for page buffer reset when the FMC_ADR register is equal to 0x5FFFFFFF.
- 5. Write the value 0xC1BE0VVV to FMC_BCR register. If V==5, the corresponding option page will be erased.
- 6. Write the value 0x5F9A30D7 to FMC_ADR register.
- 7. Read and check the FMC_IDR1 and FMC_IDR2 register in turn.
- 8. Write 0x6C93A408 to FMC_CR register.
- 9. Check whether the FMBUSY bit is '0' or not.
- 10. Verify all the pages of Flash memory.

4.4 Configure option area

Configuration option area of the A31L22x series is used for system related trimming values, user option, and user data. The configure option area consists of four pages in the Flash memory, which can be erased and written by the Flash memory controller. This area can be read by any instruction.

The four pages of the configuration option area are listed in the followings:

- Page 0: System related trimming values and 128-bit unique device ID registers
- Page 1: User option for Read Protection, watchdog timer, and LVR voltage level configurations
- Page 2: User data 0 area
- Page 3: User data 1 area

 $\overline{1}$

Figure 10. Configure Option Area Structure

4.4.1 Configure option page

Base address of the configuration option area ranges from 0x1FFF_F000 to 0x1FFF_F600. The area map is shown in [Table 11.](#page-50-0)

0

4.4.1.1 TS_FREQ_T30: Temperature Sensor output frequency 1

The Temperature Sensor Output Frequency 1 is 32-bit Flash memory. This is accessible in 32/16/8-bit.

4.4.1.2 TS_FREQ_T85: Temperature Sensor output frequency 2 The Temperature Sensor Output Frequency 2 is 32-bit Flash memory. This is accessible in 32/16/8-bit.

0 (Commercial grade)

4.4.1.3 TS_FREQ_T105: Temperature Sensor output frequency 3

The Temperature Sensor Output Frequency 3 is 32-bit Flash memory. This is accessible in 32/16/8-bit.

4.4.1.4 CONF_MF1CNFIG: configuration for manufacture information 1

The Configuration for Manufacture Information 1 is 32-bit Flash memory. This is accessible in 32/16/8 bit.

CONF_MF1CNFIG=0x1FFF_F050

31 0 XYCDN X and Y Coordinates.

4.4.1.5 CONF_MF2CNFIG: configuration for manufacture information 2

The Configuration for Manufacture Information 2 is 32-bit Flash memory. This is accessible in 32/16/8 bit.

CONF_MF2CNFIG=0x1FFF_F054

4.4.1.6 CONF_MF3CNFIG: configuration for manufacture information 3

The Configuration for Manufacture Information 3 is 32-bit Flash memory. This is accessible in 32/16/8 bit.

31 0 LOTNO[55:24] Lot Number.

 $\overline{31}$ 0

4.4.1.7 CONF_MF4CNFIG: configuration for manufacture information 4

The Configuration for Manufacture Information 4 is 32-bit Flash memory. This is accessible in 32/16/8 bit.

4.4.1.8 CONF_RPCNFIG: configuration for Read Protection

LOTNO[87:56] Lot Number.

The configuration for the Flash Memory Read Protection is 32-bit. This is accessible in 32/16/8-bit.

3. The configure option area may be read even if the "Read Protection" is on level 1 and 2.

4. A page unit erase/write except a bulk erase isn't executable by "Instruction from RAM" regardless of the CONF_FMWTP1 register on Read Protection level 2.

5. A page unit erase/write except a bulk erase isn't executable by "Debug" regardless of the CONF FMWTP1 register on Read Protection level 1/2.

6. The Read Protection level will be '0' on operation after bulk erase.

4.4.1.9 CONF_WDTCNFIG: configuration for Watchdog Timer

The configuration for watchdog timer is 32-bit Flash memory. This is accessible in 32/16/8-bit.

4.4.1.10 CONF_LVRCNFIG: configuration for Low Voltage Reset

The configuration for low voltage reset is 32-bit Flash memory. This is accessible in 32/16/8-bit.

4.4.1.11 CONF_CNFIGWTP1: Erase/Write Protection for Configure Option Page 1/2/3

The Erase/Write Protection for Configure Option Page is 32-bit Flash memory. This is accessible in 32/16/8-bit.

4.4.1.12 CONF_FMWTP1 Erase/Write Protection 1 for Flash memory

The Erase/Write Protection 1 for Flash memory is 32-bit Flash memory. This is accessible in 32/16/8 bit.

1 Permit "flash memory sector n erase/write"

5 System Control Unit (SCU)

The A31L22x series has a built-in intelligent power control block, which manages analog blocks and operating modes. Internal reset and clock signals are controlled by SCU block to maintain optimized system performance and power dissipation.

5.1 SCU block diagram

[Figure 11](#page-57-0) shows the SCU block diagram.

Figure 11. SCU Block Diagram

5.2 Clock system

The A31L22x series has two main operating clocks. One is HCLK, which supplies the clock to the CPU and AHB bus system. The other one is PCLK, which supplies the clock to the peripheral systems.

Users can control the clock system variation by software. [Figure 12](#page-58-0) shows the clock system of the A31L22x series and [Table 12](#page-59-0) shows the descriptions for clock sources.

Figure 12. Clock Source Configuration

Each mux to switch clock source has a glitch-free circuit. So a clock can be switched without glitch risks. When you change the clock mux control, be sure both clock sources are alive. If either is not alive, clock change operation stops and system will shut down and not recover.

5.2.1 HCLK clock domain

HCLK clock feeds the clock to the CPU and AHB bus. Cortex-M0+ CPU requires 2 clocks, FCLK and HCLK. FCLK is a free running clock and is always running except during power down mode. HCLK can be stopped during SLEEP mode.

The HCLK clock operates the BUS system and memory systems. Max BUS operating clock speed is 32MHz. HCLK frequency should be limited to a frequency of 32MHz or lower.

5.2.2 Miscellaneous clock domain

Various clock sources are required for each functional block. The SCU provides clock source selectivity with dedicated pre-scaler for each functional block. The clock selection mux does not support glitchfree function, so the clock is unpredictable during clock selection. [Figure 13](#page-60-0) shows the configurations for miscellaneous clocks.

Figure 13. Miscellaneous Clock Configuration

5.2.3 PCLK clock domain

PCLK is the master clock for all the peripherals except for the CRC generator and ports. It can shut down during power down mode. Each peripheral clock is generated by SCU_PPCLKEN1 and SCU_PPCLKEN2 register set. [Figure 12](#page-58-0) illustrates the PCLK clock distributions. The peripherals are not accessible even by reading its registers until each PCLK clock of each block is enabled.

5.2.4 Clock configuration procedure

After power on the device, a default system clock is generated by HIRC (2MHz) clock. The HIRC is enabled by default during power up sequence. Other clock sources are enabled by user controls and configuration options with a system clock.

XMOSC and XSOSC clocks are enabled by XMOSCEN and XSOSCEN bits of SCU_CLKSRCR register respectively. Before enabling XMOSC and XSOSC blocks, the pin mux configuration should be set for XIN/XOUT and SXIN/SXOUT functions. PE2/PE3 and PE0/PE1 pins are shared by XMOSC's XIN/XOUT function and XSOSC's SXIN/SXOUT function – PE_MOD and PE_AFSR1 registers should be configured properly.

After enabling the XMOSC and XSOSC blocks, a user can check stability of crystal oscillation through a clock monitoring control register, SCU_CMONCR. It takes more than 1ms to ensure stable crystal oscillation before changing the system clock.

[Figure 14](#page-61-0) shows an example flow chart to configure the system clock to XMOSC and XSOSC clock.

5.3 Reset

The A31L22x series has two system resets. One is the cold reset by POR, which is effective during power up or down sequence. The other is the warm reset, generated by several reset sources. The reset event makes the device to turn back to its initial state.

The cold reset has only one reset source, which is POR, while the warm reset has several reset sources as shown below:

- nRESET pin
- WDT reset
- LVR reset
- MON reset
- S/W reset
- CPU request reset
- WAKUP3 reset

5.3.1 Cold reset

The cold reset is one of important feature of the A31L22x series when it powers up. This characteristic will globally affect the system boot.

Internal VDC is enabled when VDD power is turned on. Internal VDD level slope follows the External VDD power slope. Internal POR trigger level is at 1.1V of the internal VDC voltage. At this time, boot operation begins.

Internal RC clock turns on and counts 6ms for internal VDC level to stabilize. At this time, external VDD voltage level should be bigger than initial LVR level (1.50V). After 6ms of counting, the CPU reset is released and operation begins.

[Figure 15](#page-63-0) shows waveform of power up sequence and internal reset.

Figure 15. Power-up POR Sequence

A register SCU_RSTSSR shows the POR reset status. The last reset comes from the POR. SCU_RSTSSR.PORSTA is set to '1'. After power on, this bit is always '1' if the bit is not cleared by S/W. If abnormal internal voltage drop is detected during normal operation, the system will be reset and this bit also will be set to '1'.

When the cold reset is applied, the entire device returns to its initial state.

5.3.2 Warm reset

The warm reset event has several reset sources and some parts of the device return to their initial states when the warm reset takes place.

The warm reset status appears in a register SCU_RSTSSR. A reset for each peripheral block is controlled by a register SCU_PPRST. The reset can be masked independently.

Figure 16. Reset Configuration

5.3.3 LVR reset

The LVR voltage level is set by a low voltage reset configuration register (CONF_LVRCNFIG) in the Configure Option Page 1. The LVR reset status appears in the register SCU_RSTSSR.

The LVR reset is controlled by the register SCU_LVRCR. The register is cleared to "0x00" when the POR/WAKUP3 reset occurs.

Figure 17. LVR Reset Timing Diagram

5.4 Operation mode

INIT mode is the initial state of the device when reset. At RUN mode, the chip runs at its max CPU performance with a high-speed clock system. At SLEEP and DEEP SLEEP mode, the chip runs at a low power consumption mode. The system saves power by halting the processor core and unused peripherals.

[Figure 18](#page-66-0) shows the operation mode transition diagram.

5.4.1 RUN mode

This mode is to operate CPU core and peripheral hardware with a high-speed clock. The device enters in the INIT state after reset, and then enters in the RUN mode.

5.4.2 SLEEP mode

The device stops only CPU in this mode. Each peripheral function turns on by a function enable bit and a clock enable bit of the register SCU_PPCLKEN.

5.4.3 DEEP SLEEP mode

The device stops not only CPU but also a selected system clock (MCLK) in this mode. RTCC with sub clock, T60, and watchdog timer with WDTRC still operate in DEEP SLEEP mode 0/2.

5.4.4 SHUT DOWN mode

The device stops CPU, a selected system clock (MCLK), and most of the peripherals in this mode (DEEP SLEEP mode 3). The T60 only can operate in SHUT DOWN mode.

5.5 Pin description for SCU

Table 13. Pins and External Signals for SCU

5.6 Registers

Base address and register map of SCU (chip configuration) are shown in [Table 14](#page-68-0) an[d Table 15.](#page-68-1)

NOTE: The CHIPID is written by H/W if the proper configure address is read.

Base address and register map of SCU (clock generation) are shown in [Table 16](#page-69-0) and [Table 17.](#page-69-1)

Table 17. SCU Register Map (Clock Generation)

Base address and register map of SCU (LVR/LVI) are shown in [Table 18](#page-69-2) and [Table 19.](#page-69-3)

Table 18. Base Address of SCU (LVR/LVI)

Table 19. SCU Register Map (LVR/LVI)

5.6.1 SCU_VENDORID: vendor id register

SCU_VENDORID register shows Vendor identification information. This register is a 32-bit read-only register.

5.6.2 SCU_CHIPID: chip ID register

0

7 0

SCU_CHIPID register shows chip identification information. This register is a 32-bit read-only register.

0x4142_4F56

5.6.3 SCU_REVNR: revision number register

SCU_REVNR register is a 32-bit read-only register. This register is accessible in 32/16/8-bit.

SCU_REVNR=0x4000_F008 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **Reserved REVNO 0x000000 xx – RO**

REVNO Chip Revision Number. This value is assigned by the manufacturer.

5.6.4 SCU_PMREMAP: program memory remap register

SCU_PMREMAP register is 32-bit size.

0

5.6.5 SCU_BTPSCR: boot pin status and control register

SCU_BTPSCR register is 32-bit size and accessible in 32/16/8-bit.

SCU_BTPSCR=0x4000_F018

5.6.6 SCU_RSTSSR: reset source status register

SCU_RSTSSR register shows reset source information when reset event is occurred. '1' implies a reset event exists, while '0' means a reset event does not exist for a corresponding reset source.

When a reset source is detected, '1' is written into the corresponding bit position and reset status will be cleared.

SCU_RSTSSR register is 32-bit size and accessible in 32/16/8-bit.

SCU_RSTSSR=0x4000_F01C

3. The corresponding reset status bit may be set to "1b" if any reset signal is asserted during power-on reset occurs. For example, The EXTSTA bit may be set if the external reset is asserted during POR.

5.6.7 SCU_NMISRCR: NMI source selection register

SCU_NMISRCR is the non-maskable interrupt configuration register, which can be set by software. SCU_NMISRCR register is 32-bit size, and accessible in 32/16/8-bit.

5.6.8 SCU_SWRSTR: software reset register

SCU_SWRSTR register is 32-bit size.

SCU_SWRSTR=0x4000_F024

5.6.9 SCU_SRSTVR: system reset validation register

SCU_SRSTVR register is 32-bit size, and accessible in 32/16/8-bit.

5.6.10 SCU_WUTCR: wake-up timer control register

Wake-up timer always works on operating mode. This timer gives a stable time for clock generation during Power on and DEEP SLEEP mode release. The main purpose of this timer is periodical tick timer or a wake-up source.

SCU_WUTCR register is 32-bit size, and accessible in 32/16/8-bit.

5.6.11 SCU_WUTDR: wake-up timer data register

SCU_WUTDR register is 32-bit size and accessible in 32/16/8-bit.

than 100us

5 $\overline{0}$

5.6.12 SCU_HIRCTRM: high frequency internal RC trim register

SCU_HIRCTRM register may be used for user trimming of HIRC by s/w. This register is 32-bit size.

2.5MHz step-by-step.

value on operation.

80kHz step-by-step.

FTRMH Factory HIRC Fine Trim.

These bits are fixed by manufacturer and read from "Configure Option Page 0" when a system reset occurs. These bits provide a user programmable trimming

The range is -32 to +31, the FTRMH[5] is sign bit, and the frequency is changed by

5.6.13 SCU_WDTRCTRM: Watchdog Timer RC trim register

SCU_WDTRCTRM register may be used for user trimming of WDTRC by s/w. This register is 32-bit size.

SCU_WDTRCTRM=0x4000_F0AC

5.6.14 SCU_SCCR: system clock control register

The A31L22x series has multiple clock sources to generate internal operating clocks. SCU_SCCR register controls such a clock source.

This register is 32-bit size.

2. If the MCLKSEL bits are "10" or "11", the HDIV[2:0] bits of SCU_SCDIVR1 register should be "100" for non-divided system clock.

5.6.15 SCU_CLKSRCR: clock source control register

The A31L22x series has multiple clock sources to generate internal operating clocks. SCU_CLKSRCR register controls each clock source.

This register is 32-bit size.

5.6.16 SCU_SCDIVR1: system clock divide register 1

SCU_SCDIVR1 register is 32-bit size and accessible in 32/16/8-bit.

3. After changing the value of HDIV[2:0] bits for system clock speed, a delay 10us is required before changing the value again immediately.

5.6.17 SCU_SCDIVR2: system clock divide register 2

SCU_SCDIVR2 register is 32-bit size and accessible in 32/16/8-bit.

11 HCLK÷8 **NOTE**: If the selected MCLK is XSOSC or WDTRC, the PDIV[1:0] should be set to "00".

5.6.18 SCU_CLKOCR: clock output control register

The A31L22x series can drive the clock from a selected clock (CLKOS) with a dedicated post divider. SCU_CLKOCR register is 32-bit size and accessible in 32/16/8-bit.

5.6.19 SCU_CMONCR: clock monitoring control register

Internal clock can be monitored by using internal WDTRC for security purpose.

SCU_CMONCR register is 32-bit size and accessible in 32/16/8-bit.

Figure 21. Clock Monitoring Circuit Diagram

SCU_PPCLKEN1=0x4000_1820

5.6.20 SCU_PPCLKEN1: peripheral clock enable register 1

To use a certain peripheral unit, its clock should be activated by writing '1' to the corresponding bit in SCU_PPCLKEN1/SCU_PPCLKEN2 register. Until enabling the clock, the peripheral does not operate properly. To stop the clock of the peripheral unit, write '0' to the corresponding bit in the SCU_PPCLKEN1/PPCLKEN2 register.

SCU_PPCLKEN1 register is 32-bit size and accessible in 32/16/8-bit.

NOTE: The peripheral registers may not be read/written by software when the peripheral clock is disabled.

5.6.21 SCU_PPCLKEN2: peripheral clock enable register 2

SCU_PPCLKEN2 register is 32-bit size and accessible in 32/16/8-bit.

5.6.22 SCU_PPCLKSR: peripheral clock selection register

SCU_PPCLKSR register is 32-bit size and accessible in 32/16/8-bit.

5.6.23 SCU_PPRST1: peripheral reset register 1

SCU_PPRST1/PPRST2 register can make a peripheral reset. If a specific bit in this register is set to '1', the peripheral corresponded with this bit occurs a reset event and the registers of the peripheral are initialized with reset values.

SCU_PPRST1 register is 32-bit size and accessible in 32/16/8-bit.

SCU_PPRST1=0x4000_1860

5.6.24 SCU_PPRST2: peripheral reset register 2

SCU_PPRST2 register is 32-bit size and accessible in 32/16/8-bit.

5.6.25 SCU_XSOSC: sub oscillator control register

SCU_XSOSC register is used to select driving current of sub oscillator.

SCU_XSOSC register is 32-bit size and accessible in 32/16/8-bit.

SCU_XSOSC=0x4000_1884

- 1. The "111b" should be set when the sub oscillator is started by s/w and the value should be kept during sub oscillator stabilization.
- 2. After sub oscillator stabilization, the ISET_I bits of SCU_XSOSC register may be changed to a lower value in order to reduce the current consumption due to the sub oscillator.

5.6.26 SCU_LVICR: low voltage indicator control register

SCU_LVICR register is 32-bit size and accessible in 32/16/8-bit.

5.6.27 SCU_LVRCR: low voltage reset control register

SCU_LVRCR register is 32-bit size and accessible in 32/16/8-bit.

7 0 LVREN LVR Enable. These bits are cleared to 0x00 by POR/WAKUP3 only and retained by other

reset signals.
0x55 0x55 Disable low voltage reset
Others Enable low voltage reset.

6 Power Management Unit (PMU)

The A31L22x series has a built-in Power Management Unit (PMU), which manages the internal power supply of the system control and peripheral parts and a wake-up time from SLEEP and DEEP SLEEP modes.

This PMU has 32-byte sized backup registers to retain data during DEEP SLEEP modes except DEEP SLEEP mode 3 (SHUT DOWN mode).

6.1 PMU block diagram

Figure 24. PMU Block Diagram

6.2 Functional table on current mode

NOTES:

1. O: Enable, X: Must be disabled (Retention), Opt: Optional (A function can be disabled/enabled by s/w)

2. It can be woken up from SLEEP and DEEP SLEEP modes by an interrupt source of the optional peripherals.

3. When wake-up in deep sleep mode 3 (shutdown), if the BOOT(PD5) pin is low level, it enters boot mode, so it must be set to high level to prevent unintentional entry into boot mode.

6.3 Wake-up time table

NOTES:

- 1. A wake-up source will generate a CPU reset after maximum 8usec when the system is in DEEP SLEEP mode 2 with PMU_PWRCR.ALLPWR=0x2.
- 2. A wake-up source will generate a system reset after maximum 9.8ms when the system is in DEEP SLEEP mode 3 (Shutdown) with PMU_PWRCR.ALLPWR=0x3. This is called a WAKUP3 reset, and it resets the system in the same way as a POR reset. So, to prevent entering boot mode, care must be taken to ensure that the BOOT(PD5) pin is set to high level.

6.4 Registers

Base address and register map of PMU are shown in [Table 22](#page-97-0) and [Table 23.](#page-97-1)

Table 22. Base Address of PMU

6.4.1 PMU_PWRCR: power management control register

PMU_PWRCR register is used to manage power shut-off of system and peripherals except always-on region.

PMU_PWRCR register is 32-bit size and accessible in 32/16/8-bit.

PMU_PWRCR=0x4000_1900

6.4.2 PMU_PWRSR: power management status register

PMU_PWRSR register is 32-bit size and accessible in 32/16/8-bit.

6.4.3 PMU_APUPDCR: power port A pull-up/down control register

PMU_APUPDCR register is 32-bit size and accessible in 32/16/8-bit.

NOTE: The PMU_APUPDCR register may be used to not make a floating state when DEEP SLEEP mode 3.

6.4.4 PMU_CPUPDCR: power port C pull-up/down control register

PMU_CPUPDCR register is 32-bit size and accessible in 32/16/8-bit.

6.4.5 PMU_DPUPDCR: power port D pull-up/down control register

PMU_DPUPDCR register is 32-bit size and accessible in 32/16/8-bit.

mode 3.

6.4.6 PMU_EPUPDCR: power port E pull-up/down control register

PMU_EPUPDCR register is 32-bit size and accessible in 32/16/8-bit.

MICONDUCTOR

6.4.7 PMU_BKRx: back-up register x (x = 0 to 31)

PMU_BKRx register is 8-bit size and accessible in 32/16/8-bit (x = 0 to 31).

31 0 BACKUP Back-up Data bits. This register is used for data back-up on power off mode except of shutdown mode.

7 Port Control Unit (PCU) and GPIO

Port Control Unit (PCU) configures and controls external I/Os as shown below:

- It configures direction of an external signal of each pin.
- It sets Interrupt trigger mode for each pin.
- The PCU sets internal pull-up/down register control and open drain control.

Most pins, except for dedicated function pins, can be used as General Purpose I/O (GPIO) ports. GPIO block controls the GPIO as shown below:

- Output signal level (H/L) select
- External interrupt interface
- Pull-up/down enable or disable

7.1 PCU and GPIO block diagrams

7.2 I/O port block diagram

Figure 28. I/O Port Block Diagram (5V Tolerant I/O)

7.3 Pin multiplexing

GPIO pins support alternative functions. [Table 24](#page-105-0) shows pin multiplexing information.

Table 24. GPIO Alternative Functions

NOTE:

1. The SWCLK and SWDIO pins shouldn't be changed as other alternative functions by software during the pins are connected with debugger host.

7.4 Registers

Base address and register map of PCU and GPIO block are shown in [Table 25](#page-106-0) and [Table 26.](#page-106-1)

Table 25. Base Address of Port

Table 26. PCU and GPIO Register Map

NOTE: Where n=A, C, D, and E.

PA_MOD=0x3000_0000, PC_MOD=0x3000_0200

PA_TYP=0x3000_0004, PC_TYP=0x3000_0204

7.4.1 Pn_MOD: port n mode register

Pn MOD register selects one from input mode and output mode for each port pin. Each pin can be configured as an input pin, an output pin or an Alternative Function pin.

This register is 32-bit size and accessible in 32/16/8-bit. ($n = A$, C, D, and E).

1. The MODEx bits for PE0 – PE3 won't be changed during the corresponding clock (XMOSC/XSOSC) is selected as the system clock (MCLK).

2. The MODEx bits for PE[1:0] are set to "11b" by the reset of POR/WAKUP3 but retained by the other reset.

3. The MODEx bits for PC[6:5] and PD5 are set to "10b" for alternative function by reset.

4. PC5: SWDIO, PC6: SWCLK, PD5: BOOT

5. Exceptionally, the MODEx bits for PA[5:4] are set to "00b" for input by a system reset.

7.4.2 Pn_TYP: port n output type selection register

Pn_TYP register selects an output type of a port pin from Push-pull output and Open-drain output.

This register is 32-bit size and accessible in 32/16/8-bit. ($n = A$, C, D, and E)

7.4.3 PA_AFSR1: port A alternative function selection register 1

PA_AFSR1 register must be set properly before using the port. Otherwise, the port may not function properly.

This register is 32-bit size and accessible in 32/16/8-bit.

PA_AFSR1=0x3000_0008

Table 27. Functions of PA Port

7.4.4 PC_AFSR1: port C alternative function selection register 1

PC_AFSR1 register must be set properly before using the port. Otherwise, the port may not function properly.

This register is 32-bit size and accessible in 32/16/8-bit.

PC_AFSR1=0x3000_0208

Table 28. Functions of PC Port

7.4.5 PD_AFSR1: port D alternative function selection register 1

PD_AFSR1 register must be set properly before using the port. Otherwise, the port may not function properly.

This register is 32-bit size and accessible in 32/16/8-bit.

PD_AFSR1=0x3000_0308

Table 29. Functions of PD Port

7.4.6 PE_AFSR1: port E alternative function selection register 1

PE_AFSR1 register must be set properly before using the port. Otherwise, the port may not function properly.

This register is 32-bit size and accessible in 32/16/8-bit.

PE_AFSR1=0x3000_0408

is selected as the system clock (MCLK).

Table 30. Functions of PE Port

7.4.7 Pn_PUPD: port n Pull-up/down resistor selection register

Every pin of the port has an on-chip pull-up/down resistor, which can be configured by Pn_PUPD registers.

This register is 32-bit size and accessible in 32/16/8-bit. ($n = A$, C, D, and E).

PA_PUPD=0x3000_0010, PC_PUPD=0x3000_0210 PD_PUPD=0x3000_0310, PE_PUPD=0x3000_0410

31																30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8	7	6	5	4	3	2	$\mathbf{0}$
	Reserved									PUPD7	PUPD ₆	ம PUPD	PUPD4		PUPD ₃		N PUPD ₂		᠇ Gand	PUPD ₀				
									0x0000					00	00	00	00		00		00	00		00
														RW	RW	RW	RW		RW		RW		RW	RW

(XIN, XOUT, SXIN, and SXOUT). 2. The PUPDx bits for PC5, PC6, and PD5 are set to "01b", "10b", and "01b" for SWDIO/SWCLK/BOOT by reset, respectively. 3. PC5: SWDIO, PC6: SWCLK, PD5: BOOT

7.4.8 Pn_INDR: port n input data register

Each pin level status can be read in the Pn_INDR register. Except for analog input and alternative mode output, the pin level can be detected in the Pn_INDR register.

This register is 32-bit size and accessible in $32/16/8$ -bit. (n = A, C, D, and E).

x INDRx Port n Input Data bit, x: 0 to 7

7.4.9 Pn_OUTDR: port n output data register

When a pin is set as an output in GPIO mode, output level of the pin is defined by Pn_OUTDR registers. This register is 32-bit size and accessible in $32/16/8$ -bit. (n = A, C, D, and E).

PA_OUTDR=0x3000_0018, PC_OUTDR=0x3000_0218 PD_OUTDR=0x3000_0318, PE_OUTDR=0x3000_0418

31											30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8		6	5	4	3	2		0
						Reserved							OUTDR7	OUTDR6	OUTDR5	DUTDR4	OUTDR3	TDR2 ā	TDR1 5	DUTDRO
						0x000000							n	$\mathbf{0}$	$\mathbf{0}$	⁰	O.	$\bf{0}$	$\mathbf{0}$	
													₹					※ ※ ※ ※ ※ ※ ※		

7.4.10 Pn_BSR: port n output bit set register

Pn_BSR are used for controlling each bit of the Pn_OUTDR register. Writing a '1' into the specific bit position will set a corresponding bit of Pn_OUTDR to '1'. Writing '0' in the register has no effect.

This register is 32-bit size and accessible in $32/16/8$ -bit. (n = A, C, D, and E)

PA_BSR=0x3000_001C, PC_BSR=0x3000_021C

7.4.11 Pn_BCR: port n output bit clear register

Pn_BCR are used for controlling each bit of Pn_OUTDR register. Writing a '1' into the specific bit will set a corresponding bit of Pn_OUTDR to '0'. Writing '0' in this register has no effect.

This register is 32-bit size and accessible in 32/16/8-bit. ($n = A$, C, D, and E).

PA_BCR=0x3000_0020, PC_BCR=0x3000_0220 PD_BCR=0x3000_0320, PE_BCR=0x3000_0420

31											30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8		7	6	5	4				
						Reserved							BCR7	BCR6	BCR5	BCR4	BCR ₃	BCR ₂	BCR1	BCRO
						0x000000								⁰	n	U	0	n	$\mathbf{0}$	
													ş			8888888				
			x	BCRx							Port n Output Clear bit, x: 0 to 7. These bits are always read to 0x00.									

0 No effect 1 Clear the corresponding OUTDRx bit (Automatically cleared to 0)

7.4.12 Pn_OUTDMSK: port n output data mask register

Pn_OUTDMSK are used for protecting each bit of Pn_OUTDR register. Writing a '1' into the specific bit will protect a corresponding bit of Pn_OUTDR. Writing '0' in this register is unmask.

This register is 32-bit size and accessible in $32/16/8$ -bit. (n = A, C, D, and E).

PA_DBCR=0x3000_0028, PC_DBCR=0x3000_0228

7.4.13 Pn_DBCR: port n debounce control register

This register is 32-bit size and accessible in 32/16/8-bit. ($n = A$, C, D, and E).

3. The debounce of the PD5 (BOOT) Pin will be enabled on system reset.

7.5 Functional description

When input function of an I/O port is used by the Pin Control Register, output function of the I/O port is disabled.

Each port functions differently according to the Alternative Function Selection Register.

The Input Data Register captures current data on the I/O pin or debounced input data at every GPIO clock cycle.

Figure 29. Port Structure Block Diagram

Figure 30. Debounce Function Timing Diagram

When an I/O port is configured as an output, the value written to the GPIO Output Data Register is output on the I/O Pin. When the Bit Set Register is set, the GPIO Output Data Register is set to High. When the Bit Clr Register is set, the GPIO Output Data Register is set to Low. The Input Data Register captures current data on the I/O pin or debounced input data at every GPIO clock cycle.

Figure 31. GPIO Block Diagram

8 Watchdog Timer (WDT)

Watchdog Timer (WDT) rapidly detects CPU malfunctions such as endless loops caused by noise and recovers the CPU to the normal state. WDT signal for malfunction detection can be used as either a CPU reset or an interrupt request.

When the WDT is not being used for malfunction detection, it can be used as a timer to generate interrupts at fixed intervals. When WDT_CNT value reaches WDT_WINDR value, a watchdog interrupt can be generated. The underflow time of the WDT can be set by WDT_DR. If an underflow occurs, an internal reset may be generated. The WDT operates at 40kHz which is the embedded RC oscillator's clock.

The WDT operations are listed in the followings:

- 24-bit down counter (WDT_CNT)
- Select reset or periodic interrupt
- Count clock selection
- Watchdog overflow output signal
- Includes Counter Window function

Figure 32. WDT Block Diagram

8.2 Registers

Base address and register map of WDT are shown in [Table 31](#page-119-0) and [Table 32.](#page-119-1)

Table 31. Base Address of WDT

8.2.1 WDT_CR: Watchdog Timer control register

WDT module should be configured properly before running. The WDT module can reset the system or assert an interrupt signal to the system.

This register is 32-bit size.

8.2.2 WDT_SR: Watchdog Timer status register

WDT_SR register is 32-bit size and accessible in 32/16/8-bit.

0 No request occurred.

8.2.3 WDT_DR: Watchdog Timer data register

WDT_DR register is used to update WDT_CNT register.

This register is 32-bit size.

23 0 DATA Watchdog Timer Data. The range is 0x000000 to 0xFFFFFF.

1 Request occurred. The bit is cleared to '0' when '1' is written.

NOTE: Once any value is written to this data register, the register cannot be changed until system reset.

8.2.4 WDT_CNT: Watchdog Timer counter register

WDT_CNT register represents current count value of the 32-bit down counter. When the counter value reaches 0, an interrupt or a reset will be asserted.

This register is 32-bit size.

WDT_CNT=0x4000_1A0C

8.2.5 WDT_WINDR: Watchdog Timer window data register

WDT_WINDR register is used to compare to WDT_CNT for WINDOW function.

This register is 32-bit size.

0

23 0 WDATA Watchdog Timer Window Data. The range is 0x000000 to 0xFFFFFF. **NOTE**: Once any value is written to this window data register, the register cannot be changed until system reset.

8.2.6 WDT_CNTR: Watchdog Timer counter reload register

WDT_CNTR register is used to generate a reload signal. When a reload signal is generated, the WDT_DR value is reloaded to WDT_CNT.

This register is 32-bit size.

WDT_CNTR=0x4000_1A14

Others No effect

8.3 Functional description

Watchdog Timer count is enabled by CNTEN (WDT_CR[9:4]) settings which can be any value other than 0x1A. As the WDT activates, the down counter will start counting from the load value. If the RSTEN (WDT_CR[15:10]) is set as any value other than 0x25, WDT reset would be asserted when the WDT counter value reaches 0 (underflow event) from WDT_DR value.

Before WDT counter reaches 0, software can write 0x6A to WDT_CNTR register in order to reload WDT counter when the counter value is less than or equal to the value of window data register. WDT reset may be asserted if the reload occurs when counter $>$ window data.

8.3.1 Timing diagram

8.3.2 Pre-scale table

The WDT includes a 24-bit down counter with programmable pre-scaler to define different time-out intervals.

Clock sources of the WDT can be WDTRC or PCLK. The PCLK can be selected by setting WDTCLK (SCU_PPCLKSR[0]) to '1'. Then CONF_WDTCNFIG[2] bit of Configure Option Page 1 is cleared to logic '0'.

A WDT counter can be set as a base clock by controlling a 2-bit pre-scaler CLKDIV [1:0] in the WDT_CR register. The maximum pre-scaled value is "clock source frequency/256". The pre-scaled WDT counter clock frequency values are listed in [Table 33.](#page-125-0)

> **Selectable clock source (40kHz ~ 32MHz) and time-out interval at a single count Time-out period = (Load Value + 1) * (1/pre-scaled WDT counter clock frequency)** *Time out period (when the Load Value reaches 0, underflow flag is set to '1')

Clock source	WDTCLKIN	WDTCLKIN/4	WDTCLKIN/16	WDTCLKIN/64	WDTCLKIN/256
WDTRC	40kHz	10kHz	2.5kHz	0.625 kHz	0.156kHz
PCLK	PCLK	PCLK/4	PCLK/16	PCLK/64	PCLK/256

Table 33. Pre-scaled WDT Counter Clock Frequency

9 Real Timer Clock and Calendar (RTCC)

Real Timer Clock and Calendar (RTCC) has a function for RTC (Real Time Clock) and calendar operations. Internal structure of the RTCC is implemented with the clock source select circuit, second/minute/hour/day/week/month/year counter circuits, alarm circuit, output select circuit, and error correction circuit.

The RTCC is an independent BCD counter. The RTCC circuitry and the related control bits are not reset by a system reset other than POR/WAKUP3.

Main operations of the RTCC are introduced in the following list:

- Calendar with 0.5 seconds, seconds, minutes, hours, day, week, month, and year up to 2099
- Time error correction function
- Alarm function with interrupt
- Wake-up possible from DEEP SLEEP mode

9.1 RTCC block diagram

[Figure 34](#page-126-0) shows a block diagram of the RTCC block.

NOTE: Time in the block diagram is based on 32.768 kHz.

9.2 Registers

Base address and register map of the RTCC are shown in [Table 34](#page-127-0) and [Table 35.](#page-127-1)

9.2.1 RTC_CR: RTCC control register

RTC_CR register is 32-bit size and accessible in 32/16/8-bit.

NOTES:

- 1. When changing the values of RTIN[2:0] while the counter operates (RTEN = 1), rewrite the values of RTIN[2:0] after disabling interrupt servicing RTCC Interrupt by using the Interrupt & Wake-up Source Mask Register (INTC_MSK). Furthermore, after rewriting the values of RTIN[2:0], enable interrupt servicing after clearing the RTIFLAG flag.
- 2. Rewrite the HS24 value after setting RTWAIT (bit 0 of RTC_CR) to 1. If the HS24 value is changed, the values of the RTCC hour counter register (RTC_HOUR) and RTCC alarm hour register (RTC_ALHOUR) change according to the specified time system. **[Table 36.](#page-133-0) [Value of RTC_HOUR/RTC_ALHOUR by HS24 bit](#page-133-1)** shows the displayed time digits.
- 3. When setting a value to the ALEN bit while the counter operates (RTEN = 1) and ALIEN = 1, rewrite the ALEN bit after disabling interrupt servicing RTCC Interrupt by using Interrupt & Wake-up Source Mask Register (INTC_MSK). Furthermore, clear the ALIFLAG flag after

rewriting the ALEN bit. When setting each alarm register (ALIEN flag of RTC_CR, the RTC_ALMIN register, the RTC_ALHOUR register, and the RTC_ALWEEK register), set match operation to be invalid ("0") for the ALEN bit.

- 4. This status flag indicates whether the setting of RTWAIT is valid. Before reading or writing the counter value, confirm that the value of this flag is 1.
- 5. This bit controls the operation of the counter. Be sure to write "1" to it to read or write the counter value. Because the RTCC sub-counter (RTC_SCNT) continues operation, complete reading or writing of it in 1 second, and clear this bit back to 0. When RTWAIT = 1, it takes up to 2 clocks (RTCC clock) until the counter value can be read or written. If the RTCC subcounter (RTC SCNT) overflows when RTWAIT = 1, it counts up after RTWAIT = 0. If the RTCC second counter register (RTC_SEC) is written, however, it does not count up because RTCC sub-counter (RTC_SCNT) is cleared.

9.2.2 RTC_ECR: RTCC time error correction register

RTC_ECR register is 32-bit size and accessible in 32/16/8-bit.

9.2.3 RTC_SCNT: RTCC sub counter register

RTC_SCNT register is 32-bit size and accessible in 32/16-bit.

NOTES:

- 1. When a correction is made by using the RTC_ECR register, the value of RTC_SCNT may become 8000H or more.
- 2. The RTC SCNT is also cleared by writing the RTCC second counter register.
- 3. The value read from this register is not guaranteed if it is read during operation, because a value that is changing is read.

9.2.4 RTC_SEC: RTCC second counter register

RTC_SEC register is 32-bit size and accessible in 32/16/8-bit.

RTC_SEC=0x4000_520C

2. Set a decimal value of 00 to 59 to this register in BCD code. If a value outside this range is tried to be written in the register, the value is ignored.

9.2.5 RTC_MIN: RTCC minute counter register

RTC_MIN register is 32-bit size and accessible in 32/16/8-bit.

0 **NOTES**:

- 1. The RTC_MIN register takes a value of 0 to 59 (decimal) and indicates the count value of minutes. It counts up when the RTCC second counter register overflows.
- 2. Even if the RTCC second counter register overflows while this register is being written, this register ignores the overflow and is set to the value written.
- 3. Set a decimal value of 00 to 59 to this register in BCD code. If a value outside this range is tried to be written in the register, the value is ignored.

9.2.6 RTC_HOUR: RTCC hour counter register

RTC_HOUR register is 32-bit size and accessible in 32/16/8-bit.

3. RTHOUR5 bit of RTC_HOUR indicates AM(0)/PM(1) if HS24(RTC_CR[10]) = 0 (if the 12-hour system is selected).

Table 36. Value of RTC_HOUR/RTC_ALHOUR by HS24 bit

9.2.7 RTC_DAY: RTCC day counter register

RTC_DAY register is 32-bit size and accessible in 32/16/8-bit.

9.2.8 RTC_WEEK: RTCC week counter register

RTC_WEEK register is 32-bit size and accessible in 32/16/8-bit.

- **NOTES**:
	- 1. The RTC_WEEK register takes a value of 0 to 6 (decimal) and indicates the count value of weekdays. It counts up in synchronization with the RTCC day counter register.
	- 2. Set a decimal value of 00 to 06 to this register in BCD code. If a value outside this range is tried to be written in the register, the value is ignored.
	- 3. Values corresponding to the month count register and day count register are not automatically stored to the RTCC week counter register.

9.2.9 RTC_MONTH: RTCC month counter register

RTC_MONTH register is 32-bit size and accessible in 32/16/8-bit.

3. Set a decimal value of 01 to 12 to this register in BCD code. If a value outside this range is tried to be written in the register, the value is ignored.

9.2.10 RTC_YEAR: RTCC year counter register

RTC_YEAR register is 32-bit size and accessible in 32/16/8-bit.

2. Even if the RTCC month counter register overflows while this register is being written, this register ignores the overflow and is set to the value written.

3. Set a decimal value of 00 to 99 to this register in BCD code. If a value outside this range is tried to be written in the register, the value is ignored.

9.2.11 RTC_ALMIN: RTCC alarm minute counter register

RTC_ALMIN register is 32-bit size and accessible in 32/16/8-bit.

RTC_ALMIN=0x4000_5228

9.2.12 RTC_ALHOUR: RTCC alarm hour counter register

RTC_ALHOUR register is 32-bit size and accessible in 32/16/8-bit.

register, the value is ignored. 2. AHOUR5 bit of RTC_ALHOUR indicates AM(0)/PM(1) if HS24 = 0 (if the 12-hour system is selected).

9.2.13 RTC_ALWEEK: RTCC alarm week counter register

RTC_ALWEEK register is 32-bit size and accessible in 32/16/8-bit.

9.3 Functional description

9.3.1 Time error correction

The time of RTCC can be corrected with high accuracy when it is slow or fast, by setting a value to the RTCC time error correction register.

The range of value that can be corrected by using the RTCC time error correction register (RTC_ECR) is shown below.

NOTE: If a correctable range is –63.1 ppm or lower and 63.1 ppm or higher, set ECTM to 0.

The correction value used when correcting the count value of the RTCC sub-counter register (RTC_SCNT) is calculated by using the following expression.

Set ECTM to 0 when the correction range is −63.1 ppm or less, or 63.1 ppm or more.

- When ECTM = 0, Correction value = Number of correction counts in 1 minute \div 3 = (Oscillation frequency ÷ Target frequency -1) X 32768 X 60 ÷ 3
- When ECTM = 1, Correction value = Number of correction counts in 1 minute = (Oscillation frequency ÷ Target frequency -1) X 32768 X 60

NOTES:

- 1. The correction value is 2, 4, 6, 8, … 120, 122, 124 or −2, −4, −6, −8, … −120, −122, −124.
- 2. The oscillation frequency is the external sub oscillator clock (XSOSC) value. It can be got through the RTCOUT pin. (when the RTC_ECR value is 0x00000000).
- 3. The target frequency is the frequency resulting after correction performed by using the time error

The correction value is the time error correction value calculated by RTC_ECR[6:0].

- When ECSIGN = 0, Correction value = ${({\rm ECV5, ECV4, ECV3, ECV2, ECV1, ECV0) 1} \times 2}$
- When ECSIGN = 1, Correction value = $-$ {($/$ ECV5, $/$ ECV4, $/$ ECV3, $/$ ECV2, $/$ ECV1, $/$ ECV0) + 1} X 2

When (ECSIGN, ECV5, ECV4, ECV3, ECV2, ECV1, ECV0) is (x, 0, 0, 0, 0, 0, x), time error correction is not performed. $(x = 0$ or 1).

/ECV5, /ECV4, /ECV3, /ECV2, /ECV1, /ECV0 are bit-inverted values (000011 when 111100).

9.3.2 Time error correction example 1

Example of correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz − 131.2 ppm)

9.3.2.1 Measuring the oscillation frequency

The oscillation frequency of each product is measured by outputting about 32 kHz from the RTCOUT pin or outputting about 1 Hz from the RTCOUT pin when the time error correction register is set to its initial value (00H).

9.3.2.2 Calculating the correction value

If the target frequency is assumed to be 32768 Hz (32772.3 Hz − 131.2 ppm), the correction range for −131.2 ppm is −63.1 ppm or less, so assume ECTM to be 0.

The expression for calculating the correction value when ECTM is 0 is applied.

Correction value = Number of correction counts in 1 minute \div 3

```
= (Oscillation frequency ÷ Target frequency -1) X 32768 X 60 ÷ 3
```
 $= (32772.3 \div 32768 - 1) \times 32768 \times 60 \div 3$

 $= 86$

9.3.2.3 Calculating the values to be set to registers

If the correction value is 0 or more (when delaying), assume ECSIGN to be 0.

Calculate (ECV5, ECV4, ECV3, ECV2, ECV1, ECV0) from the correction value.

{ (ECV5, ECV4, ECV3, ECV2, ECV1, ECV0) − 1} X 2 = 86 (ECV5, ECV4, ECV3, ECV2, ECV1, ECV0) = 44 (ECV5, ECV4, ECV3, ECV2, ECV1, ECV0) = (1, 0, 1, 1, 0, 0)

Consequently, when correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz − 131.2 ppm), setting the correction register such that ECTM is 0 and the correction value is 86 (RTC_ECR[6:0] = 0101100) results in 32768 Hz (0ppm).

9.3.3 Time error correction example 2

Example of correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm)

9.3.3.1 Measuring the oscillation frequency

The oscillation frequency of each product is measured by outputting about 32 kHz from the RTCOUT pin or outputting about 1 Hz from the RTCOUT pin when the time error correction register is set to its initial value (00H).

9.3.3.2 Calculating the correction value

Assume the target frequency to be 32768 Hz (32767.4 Hz + 18.3 ppm) and ECTM to be 1.

The expression for calculating the correction value when ECTM is 1 is applied.

Correction value = Number of correction counts in 1 minute

= (Oscillation frequency ÷ Target frequency -1) X 32768 X 60

 $= (32767.4 \div 32768 - 1) \times 32768 \times 60$

 $= -36$

9.3.3.3 Calculating the values to be set to registers

If the correction value is 0 or less (when quickening), assume ECSIGN to be 1.

Calculate (ECV5, ECV4, ECV3, ECV2, ECV1, ECV0) from the correction value.

− { (/ECV5, /ECV4, /ECV3, /ECV2, /ECV1, /ECV0) + 1} X 2 = −36 (/ECV5, /ECV4, /ECV3, /ECV2, /ECV1, /ECV0) = 17 (/ECV5, /ECV4, /ECV3, /ECV2, /ECV1, /ECV0) = (0, 1, 0, 0, 0, 1) (ECV5, ECV4, ECV3, ECV2, ECV1, ECV0) = (1, 0, 1, 1, 1, 0)

Consequently, when correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm), setting the correction register such that ECTM is 1 and the correction value is −36 (RTC_ECR[6:0] = 1101110) results in 32768 Hz (0ppm).

10 Timer counter 40/41/42/43

Each of Timer counter 40/41/42/43 is a 16-bit general purpose timer with two outputs. It has an independent 16-bit counter and a dedicated prescaler that feeds counting clock. It supports periodic timer, PWM pulse, one-shot and capture mode.

Main purpose of this timer is to work as a periodical tick timer or to provide a wake-up source. The operations of Timer counter 40/41/42/43 are listed in the followings:

- 12-bit prescaler and 16-bit up-counter
- Interval timer, One-shot timer, Back-to-back, and Capture mode
- Counter sharing function to connect each other
- Synchronous start and clear function

10.1 Timer counter 40/41/42/43 block diagram

[Figure 35](#page-143-0) shows the block diagram of a timer block unit.

Figure 35. Timer Counter n Block Diagram (n = 40, 41, 42, and 43)

- mode.
- 5. After the TnEN bit is set, the counting of TIMERn_CNT may be delayed 2 clocks or more.
- 6. High/low width of ECn clock should be longer than PCLK clock period.

10.2 Pin description for timer counter 40/41/42/43

Table 38. Pins and External Signals for Timer Counter n (n = 40, 41, 42, and 43)

10.3 Registers

Base address and register map of the Timer 40/41/42/43 are shown in [Table 39](#page-145-0) and [Table 40.](#page-145-1)

10.3.1 TIMERn_CR: timer/counter n control register

Timer module should be configured properly before running. Once target purpose is defined, the timer can be configured in the TIMERn_CR register. After configuring this register, a user can start or stop the timer function by using this register.

TIMERn_CR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42, and 43).

TIMERn_CR=0x4000_2700, TIMERn_CR=0x4000_2780 TIMERn_CR=0x4000_2800, TIMERn_CR=0x4000_2880

31	30							29 28 27 26 25 24 23 22 21 20 19										18 17 16 15 14 13 12 11			109		8	6	5	4	3	2		
Reserved						즚 TnFRC	Reserved		TnFRCS	CNTSHEN Reserved			CNTSH	TnEN	TnCLK	TnMS		≃ ThECE AdOu ⊢		ш	DLYPOS	Juan		TnINPOL		್ಠಾ Reser		≃ TnCL		
	0x00							$\mathbf{0}$	0	0	0	0	0	0	$\mathbf{0}$	0	$\mathbf{0}$		0	$\mathbf 0$	0	0	0	0	0	0	0	0	0	0
								₹					\blacksquare																RΜ	훉

10.3.2 TIMERn_PDR: timer/counter n period data register

TIMERn_PDR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

10.3.3 TIMERn_ADR: timer/counter n A data register

TIMERn_ADR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

10.3.4 TIMERn_BDR: timer/counter n B data register

TIMERn_BDR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

0

10.3.5 TIMERn_CAPDR: timer/counter n capture data register

TIMERn_CAPDR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

TIMER40_CAPDR=0x4000_2710, TIMER41_CAPDR=0x4000_2790 TIMER42_CAPDR=0x4000_2810, TIMER43_CAPDR=0x4000_2890

TIMER40_PREDR=0x4000_2714, TIMER41_PREDR=0x4000_2794

15 CAPD Timer/Counter n Capture Data.

10.3.6 TIMERn_PREDR: timer/counter n prescaler data register

TIMERn_PREDR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

11 0 PRED Timer/Counter n Prescaler Data.

10.3.7 TIMERn_CNT: timer/counter n counter register

TIMERn_CNT register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

15 0

CNT Timer/Counter n Counter.

10.3.8 TIMERn_OUTCR: timer/counter n output control register

TIMERn_OUTCR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

TIMER40_OUTCR=0x4000_271C, TIMER41_OUTCR=0x4000_279C TIMER42_OUTCR=0x4000_281C, TIMER43_OUTCR=0x4000_289C

10.3.9 TIMERn_DLY timer/counter n output delay data register

TIMERn_DLY register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

TIMER40_DLY=0x4000_2720, TIMER41_DLY=0x4000_27A0 TIMER42_DLY=0x4000_2820, TIMER43_DLY=0x4000_28A0

10.3.10 TIMERn_INTCR: timer/counter n interrupt control register

TIMERn_INTCR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

TIMER40_INTCR=0x4000_2724, TIMER41_INTCR=0x4000_27A4 TIMER42_INTCR=0x4000_2824, TIMER43_INTCR=0x4000_28A4

10.3.11 TIMERn_INTFLAG: timer/counter n interrupt flag register

TIMERn_INTFLAG register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

TIMER40_INTFLAG=0x4000_2728, TIMER41_INTFLAG=0x4000_27A8 TIMER42_INTFLAG=0x4000_2828, TIMER43_INTFLAG=0x4000_28A8

 $\overline{3}$ 2

 $\overline{1}$ 0

10.3.12 TIMERn_ADTCR: timer/counter n ADC trigger control register

TIMERn_ADTCR register is 32-bit size and accessible in 32/16/8-bit (n = 40, 41, 42 and 43).

TnBMTG Select Timer n B Match for ADC Trigger Signal Generator.

TnAMTG Select Timer n A Match for ADC Trigger Signal Generator.

00 Disable ADC trigger signal generator by B match.

00 Disable ADC trigger signal generator by A match.

01 Enable ADC trigger signal generator by B match on up counting 10 Enable ADC trigger signal generator by B match on down counting 11 Enable ADC trigger signal generator by B match on up and down counting.

01 Enable ADC trigger signal generator by A match on up counting 10 Enable ADC trigger signal generator by A match on down counting.
11 Enable ADC trigger signal generator by A match on up and down co

Enable ADC trigger signal generator by A match on up and down counting.

TIMER40_ADTCR=0x4000_272C, TIMER41_ADTCR=0x4000_27AC TIMER42_ADTCR=0x4000_282C, TIMER43_ADTCR=0x4000_28AC

10.4 Functional description

10.4.1 Timer counter 40/41/42/43

Timer/counter n can use an internal or an external clock source (ECn). A clock selection logic can select a clock source and it is controlled by clock selection bits (TnCLK).

Timer n clock source: {PCLK/(TIMERn_PREDR+1)}, ECn

In Capture mode, by TnINP, data is captured into a corresponding capture data register (TIMERn_CAPDR). Timer n outputs the comparison result between counter and data register through TnOUTA/TnOUTB ports in Timer/counter and Back-to-back mode.

The outputs, TnOUTA/TnOUTB, can be forced to a fixed level during an external force input signal by hardware when $TnFRCEN=1$. ($n = 40, 41, 42$ and 43)

Table 41. Timer n Operating Modes (n = 40, 41, 42, and 43)

10.4.2 Timer 40/41/42/43 Capture mode

16-bit timer capture mode is set by configuring the TnMS[1:0] as '01'. The clock source can use internal or external clock input.

This 16-bit timer capture mode basically has the same function as the 16-bit interval mode. An interrupt takes place when the 16-bit up/down counter and the TIMERn_PDR have the same values. The 16-bit up/down counter value is automatically cleared by a match signal. It can also be cleared by software (TnCLR).

A timer interrupt in Capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer.

The capture result is loaded into TIMERn CAPDR. (n = 40, 41, 42 and 43)

Figure 36. 16-bit Capture Mode for Timer 40/41/42/43

10.4.3 Timer 40/41/42/43 Interval mode

Interval mode is set by configuring the TnMS[1:0] as '00'. Each of Timer 40/41/42/43 has a counter and data registers.

The 16-bit up/down counter is increased by internal or external clock input. The timer can use an input clock with 12-bit prescaler division rates (TIMERn_PREDR[11:0]). When the values of 16-bit up/down counter and the TIMERn_PDR are the same in the timer, a match signal is generated and the period match interrupt of the timer is occurred. The 16-bit up/down counter value is automatically cleared by the match signal. It can also be cleared by software (TnCLR).

The timer has 2-channel pins that generate PWM outputs of up to 16-bit resolution. The match signals and interrupts of period/A/B can be generated when the 16-bit counter value is the same as the value of TIMERn_PDR, TIMERn_ADR, and TIMERn_BDR, respectively. The period and duty of the output is determined by the TIMERn_PDR (period register), TIMERn_ADR (A channel duty register), and TIMERn_BDR (B channel duty register).

TnOUTA and TnOUTB's Period = [TIMERn_PDR + 1] X Source Clock TnOUTA Duty = [TIMERn_ADR] X Source Clock TnOUTB Duty = [TIMERn_BDR] X Source Clock

POLA/POLB bit of TIMERn_OUTCR register decides the polarity of output. If the POLA/POLB bit is set to '1', the TnOUTA/TnOUTB output is high level start and if the POLA/POLB bit is cleared to '0', the TnOUTA/TnOUTB output is low level start, respectively. (n = 40, 41, 42 and 43)

Table 42. TnOUTA/B Channel Polarity

NOTE: Where n = 40, 41, 42 and 43.

Figure 37. Example of TnOUTA at 4MHz (n = 40, 41, 42 and 43)

10.4.3.1 Data reload time selection

Data reload time can be selected from "update data to buffer at the time of writing", "update data to buffer at period match", or "update data to buffer at bottom". The UPDT[1:0] bits of TIMERn_CR register is used to select the data reload time to upload into buffer.

10.4.3.2 Timer output delay

Using the DLYEN bit, DLYPOS bit, the TIMERn DLY register can delay the PWM output. When DLYPOS is set to '0', the delay is inserted in front of Tn OUTA and behind Tn OUTB pins.

When DLYPOS is set to '1', the delay is inserted behind TnOUTA and in front of TnOUTB pins.

[Figure 39](#page-159-0) and [Figure 40](#page-160-0) show example timing waveforms. (n = 40, 41, 42 and 43)

10.4.3.3 Output force level on the TnINP input

This is used to maintain the TnOUTA and the TnOUTB inactive level under overload condition. The output level of TnOUTA and TnOUTB can be driven to the levels selected by LVLB and LVLA bits during the input signal selected by TnFRCS[1:0] and TnINPOL[1:0] bits when TnFRCEN=1. The output signal remains at the selected level until the next cycle.

The TnFRCS[1:0] bits select an input pin for a given channel and the TnINPOL[1:0] bits select the valid level of input signal. As an example, see b of item 2 in [Figure 39](#page-159-0) and [Figure 40](#page-160-0) (n = 40, 41, 42 and 43).

Figure 39. Interval Mode Timing Chart With "DLYPOS = 0" (n = 40, 41, 42 and 43)

Figure 40. Interval Mode Timing Chart With "DLYPOS = 1" (n = 40, 41, 42 and 43)

10.4.4 Back-to-back mode

Back-to-back mode is set by configuring the TnMS[1:0] as '10'. In the Back-to-back mode, the 16-bit up/down counter repeats the up/down counting. In fact, the effective duty and period becomes twice the register setting.

If the TIMERn_PDR's data value is set to "0x3210", 16-bit up/down counter will increment until it reaches 0x3210. At this point, a period match signal is generated and the period match interrupt takes place. Then the 16-bit up/down counter will decrement until it reaches 0x0000. At this point, the bottom interrupt takes place. This process repeats.

Since other functions operate similar to the interval mode, a user can refer to the interval mode for information of them. ($n = 40, 41, 42$ and 43)

Figure 41. Back-to-Back Mode Timing Chart with "DLYPOS = 0" (n = 40, 41, 42 and 43)

10.4.5 One-shot interval mode

One-shot interval mode is set by configuring the TnMS[1:0] as '11'. When the value of 16-bit up/down counter reaches the value of the TIMERn_PDR after start, a match signal is generated. The period match interrupt is occurred, the TnEN bit is automatically cleared to "0b", and the one-shot interval mode is finished successively.

Since other functions operate similar to the interval mode, a user can refer to the interval mode for information of them. ($n = 40$, 41, 42 and 43)

Figure 42. One-Shot Interval Timing Chart (n: 40, 41, 42 and 43)

10.4.6 Timer counter sharing function

The timer can be linked together internally for synchronization. The timer to be used as a master must clear the CNTSHEN bit of the TIMERn_CR register to "0b". On the other hand, the timer to be used as slave should set the CNTSHEN bit of TIMERn_CR register to "1b".

The counter sharing timers, a master and slaves, must have the same values in the TnMS[1:0] and UPDT[1:0] bits of TIMERn_CR register and in the TIMERn_PDR register. If the values are different, the counter sharing function may not work correctly. The clock frequency of the timers must also be set to the same value for good chaining. ($n = 40, 41, 42$ and 43)

Table 43. Example of Timer Counter Sharing On Interval Mode

NOTES:

 $\overline{}$

- 1. T40: Master, T41 and T42: Slave.
- 2. The TnMS[1:0] bits shall be set to the same value for the master and slave.
- 3. The TnCLK bit and TIMERn_PREDR register must also set to the same value for the same frequency of counter input.
- 4. The TIMERn PDR register should also be set to the same value for the same period of timer outputs.

Figure 43. Example of Timer Counter Sharing On Interval Mode (n: 40, 41 and 42)

11 Timer counter 50

A timer block includes a single channel 16-bit general purpose timer. This timer has an independent 16 bit counter and a dedicated prescaler that feeds counting clock. It supports periodic timer, PWM pulse, one-shot timer and capture mode.

Additional free-run timer is optionally provided. Main purpose of this timer is to work as a periodical tick timer or to provide a wake-up source. The Timer counter 50 features the followings:

- 16-bit up-counter and 8-bit prescaler
- Interval timer, One-shot timer, PWM pulse, and Capture mode
- Synchronous start and clear function
- Low power operation with WDTRC or XSOSC

11.1 Timer counter 50 block diagram

[Figure 44](#page-165-0) shows the block diagram of a timer block unit.

Figure 44. Timer Counter n Block Diagram (n = 50)

NOTES:

- 1. TnEN is automatically cleared to logic '0' after one pulse is generated in PPG one-shot interval mode.
- 2. After TnEN bit is set, counting of TIMERn CNT may be delayed by 2 clocks or more.
- 3. Counter clear input can control wake-up from SLEEP mode by suppressing A-match interrupt.
- 4. High/low width of ECn clock should be longer than PCLK clock period.
- 5. The capture and counter clear input interrupts cannot be used as a wake-up source in DEEP SLEEP mode. That is, the interrupts will not be generated in DEEP SLEEP mode.

11.2 Pin description for timer counter 50

Table 44. Pins and External Signals for Timer Counter 50 (n = 50)

11.3 Registers

Base address and register map of the Timer 50 are shown in [Table 45](#page-167-0) and [Table 46.](#page-167-1)

Table 45. Base Address of Timer 50

11.3.1 TIMERn_CR: timer/counter n control register

Timer module should be configured properly before running. Once target purpose is defined, the timer can be configured in the TIMERn_CR register. After configuring this register, a user can start or stop the timer function by using this register.

TIMERn_CR register is 32-bit size and accessible in 32/16/8-bit. (n = 50)

11.3.2 TIMERn_ADR: timer/counter n A data register

TIMERn_ADR register is 32-bit size and accessible in 32/16/8-bit. (n = 50)

11.3.3 TIMERn_BDR: timer/counter n B data register

TIMERn BDR register is 32-bit size and accessible in $32/16/8$ -bit. (n = 50)

15 0 BDATA Timer/Counter n B Data. The range is 0x0000 to 0xFFFF. B match time: $(BDATA[15:0]) \div f_{Tn}$

11.3.4 TIMERn_CAPDR: timer/counter n capture data register

TIMERn_CAPDR register is 32-bit size and accessible in 32/16/8-bit. (n = 50)

15 CAPD Timer/Counter n Capture Data.

11.3.5 TIMERn_PREDR: timer/counter n prescaler data register

TIMERn_PREDR register is 32-bit size and accessible in 32/16/8-bit. (n = 50)

PRED Timer/Counter n Prescaler Data.

11.3.6 TIMERn_CNT: timer/counter n counter register

 $\overline{7}$ 0

TIMERn_CNT register is 32-bit size and accessible in 32/16/8-bit. (n = 50)

TIMER50_CNT=0x4000_2B14

11.4 Functional description

11.4.1 Timer counter 50

Timer/counter n can use an internal or an external clock as a clock source (ECn). A clock selection logic selects the clock source and the clock selection logic is controlled by clock selection bits (TnCLK). (n = 50)

- TIMER n clock sources are listed as followings:
	- PCLK/(TIMERn_PREDR +1)
	- WDTRC/(TIMERn_PREDR +1)
	- HIRC/(TIMERn_PREDR +1)
	- XSOSC/(TIMERn_PREDR +1)
	- ECn

In capture mode, by TnINP, XSOSC or WDTRC, data is captured into input capture data register (TIMERn_CAPDR). Timer n outputs the comparison result between counter and data register through TnOUT port in Timer/counter mode. In addition, Timer n outputs PWM waveform through TnOUT port in PPG mode. $(n = 50)$

Table 47. Timer n Operating Modes (n = 50)

11.4.2 16-bit Timer/counter mode

16-bit Timer/counter mode is selected by control register as shown in [Figure 45.](#page-173-0) The 16-bit timer has a counter register and a data register.

The counter register is increased by internal or external clock input. Timer n can use an input clock with 8-bit prescaler division rates (TIMERn_PREDR) and an external Clock (ECn). When the values of TIMERn CNT and TIMERn ADR are the same in the timer n, a match signal is generated and the interrupt of Timer n takes place.

The TIMERn_CNT values are automatically cleared by the match signal. It can also be cleared by software (TnCLR).

Figure 45. 16-bit Timer/Counter Mode for Timer n (n = 50)

Figure 46. 16-bit Timer/Counter n Example (n = 50)

11.4.3 16-bit Capture mode

Timer n Capture mode is evoked by configuring TnMS[1:0] as '01'. The internal clock can be used as a clock source. It basically has the same function as the 16-bit timer/counter mode and an interrupt takes place when TIMERn_CNT becomes equal to TIMERn_ADR. (n = 50).

This timer interrupt in Capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer. The capture result is loaded into TIMERn CAPDR. In the timer n capture mode, timer n output (TnOUT) waveform is not available.

Figure 47. 16-bit Capture Mode for Timer n (n = 50)

11.4.4 16-bit PPG mode

Timer n has a PPG (Programmable Pulse Generation) function. In PPG mode, the TnOUT pin generates PWM output of up to 16-bit resolution. This pin should be configured as TnOUT function in the Px_AFSR1/Px_AFSR2 for PWM output. The period of PWM output is determined by the TIMERn_ADR. The duty of PWM output is determined by TIMERn_BDR. $(x = A \text{ to } F)$

Figure 50. 16-bit PPG Repeat and One-shot Mode for Timer n (n = 50)

Figure 51. 16-bit PPG Mode Timing Chart for Timer n (n = 50)

11.4.5 Counter clear input enable

TIMERn_CNT value can be automatically cleared by the "Counter clear input signal" when the "Counter clear input" is enabled by configuring TnCLEN as '1'. So, the TnOUT waveform can be modified by TnINP pin. $(n = 50)$

Figure 52. Timing Chart When "Counter Clear Input Enable" (n = 50)

12 Timer counter 60

A timer block includes a single channel 16-bit general purpose timer. This timer has an independent 16 bit counter and 100Hz RC oscillator that feeds counting clock. It supports only a periodic timer.

Main purpose of this timer is to provide a wake-up source from DEEP SLEEP mode 3 (shutdown). The Timer counter 60 features the followings:

- 16-bit up-counter and interval timer mode
- Synchronous start and clear function
- Low power operation with an internal 100Hz RC oscillator

12.1 Timer counter 60 block diagram

[Figure 53](#page-179-0) shows the block diagram of the timer counter 60.

Figure 53. Timer Counter 60 Block Diagram

3. When this timer is used in RUN mode, pay attention to the frequency deviation of 100Hz RC oscillator.

12.2 Registers

Base address and register map of the timer counter 60 block are shown in [Table 48](#page-180-0) and [Table 49.](#page-180-1)

12.2.1 TIMER60_CR: timer/counter 60 control register

TIMER60_CR register is 32-bit size and accessible in 32/16/8-bit. This register may not reset by wakeup in shutdown mode.

TIMER60_CR=0x4000_2F00

12.2.2 TIMER60_DR: timer/counter 60 data register

TIMER60_DR register is 32-bit size and accessible in 32/16/8-bit. This register may not reset by wakeup in shutdown mode.

12.2.3 TIMER60_CNT: timer/counter 60 counter register

TIMER60_CNT register is 32-bit size and accessible in 32/16/8-bit. This register may not reset by wakeup in shutdown mode.

15 0

CNT Timer/Counter 60 Counter.

12.3 Functional description

The timer/counter 60 has an internal RC oscillator and its frequency is about 100Hz. Also, it is divided into 32 and input to a 16-bit counter.

Although the input frequency of timer/counter 60 has a large error rate, but the frequency is 3.125Hz (100Hz÷32) and it has a 16-bit counter. So, it is useful when SHUT DOWN mode for low power mode is required for a long time.

12.3.1 Timing diagram

The 16-bit counter of timer/counter 60 is incremented by 1 every rising edge of f_{T60} during the T60EN bit of TIMER60 CR register is set. The counter is cleared to 0x0000 by writing 1 to the T60CLR bit of TIMER60_CR register. When enabled for the first time after reset (System reset and timer 60 reset by the T60RST of SCU_PPRST1 register), the interrupt of T60 may occur 0.5 clock earlier with the T60 clock. [Figure 54](#page-182-0) shows timer/counter 60 timing diagram.

Figure 54. Timer/Counter 60 Timing Diagram

13 High speed 12-bit ADC

ADC (Analog-to-Digital Converter) of the A31L22x series allows conversion of an analog input signal to a corresponding 12-bit digital value. Its A/D module has eight analog inputs as shown in [Figure 55.](#page-184-0) Output of the multiplexer is the input into the converter, which generates the result through successive approximation.

The A/D module has seven registers such as a control register (ADC_CR), a data register (ADC_DR), a prescaler data register (ADC_PREDR), an oversampling control register (ADC_OVSCR), an interrupt enable and status register (ADC_IESR), a sampling time register (ADC_SAMR), and a channel selection register (ADC CHSELR). The A/D module supports single, sequential, and continuous conversion modes. Main features of the ADC are listed in the followings:

- 8-channel of analog inputs
- S/W (ADST), Timer trigger (T40/41/42/43 ADC trigger signal), and external trigger support
- Conversion time: Up to 2us with 12 clocks + at least 4 sample/hold clocks
- 4-bit Prescaler and 16-bit data registers
- Up to 256 over sampling
- Single, sequential, and continuous conversion mode

13.1 12-bit ADC block diagram

[Figure 55](#page-184-0) shows a block diagram of an ADC block.

13.2 Pin description for 12-bit ADC

NOTE: Where A=Analog

13.3 Registers

Base address and register map of the ADC are shown in [Table 51](#page-186-0) and [Table 52.](#page-186-1)

Table 51. Base Address of ADC

13.3.1 ADC_CR: A/D converter control register

A/D Converter module should be configured properly before running.

ADC_CR register is 32-bit size and accessible in 32/16/8-bit.

ADC_CR=0x4000_3000

13.3.2 ADC_OVSCR: A/D converter oversampling control register

ADC_OVSCR register is 32-bit size and accessible in 32/16/8-bit.

13.3.3 ADC_IESR: A/D converter interrupt enable and status register

ADC_IESR register is 32-bit size and accessible in 32/16/8-bit.

data are read by s/w.

1 Request occurred, This bit is cleared to '0' when write '1'.

0 No request occurred.

0 EOSIFLAG ADC End of Sequence Interrupt Flag.

13.3.4 ADC_DR: A/D converter data register

ADC_DR register is 32-bit size and accessible in 32/16/8-bit.

13.3.5 ADC_PREDR: A/D converter prescaler data register

ADC_PREDR register is 32-bit size and accessible in 32/16/8-bit.

ADC_PREDR=0x4000_3010

13.3.6 ADC_SAMR: A/D converter sampling time register

ADC_SAMR register is 32-bit size and accessible in 32/16/8-bit.

4 0 SAMCK Sampling cycles for sample/hold circuit. The range is 0x0 to 0x1E. Sampling cycles: SAMCK[4:0] + 2. Conversion cycles: 12.

13.3.7 ADC_CHSELR: A/D converter channel selection register

ADC_CHSELR register is 32-bit size and accessible in 32/16/8-bit.

e not written on going conversion.

2. When entering DEEP SLEEP mode with ADC channel selected as AN19(BGR), the current increases a lot. So, the ADC_CHSELR.AN19(BGR) bit must be set to "0b" before entering DEEP SLEEP mode.

13.4 Functional description

13.4.1 ADC enable/disable control

A/D converter needs a stabilization time of about 16/f_{ADC}, t_{STAB}, before it starts converting. The following procedure is required for an ADC conversion.

- 1. Set the ADCEN bit of ADC_CR register to "1b" for enabling ADC module operation.
- 2. Wait until the STBIFLAG bit of ADC_IESR register is set to "1b". The bit is set after the ADC stabilization time.
- 3. Set the ADRDY bit of ADC_CR register to "1b" for converting.

The following procedure is required to disable the ADC module.

- 1. Clear the ADRDY bit of ADC_CR register to "0b" for conversion stop.
- 2. Clear the ADCEN bit of ADC CR register to "0b" for disabling ADC module operation.

Figure 56. ADC Enable/Disable Timing Chart

13.4.2 Channel selection

The ADC has 8 input channels from GPIO pins and 3 internal channels. It is possible to convert a single channel or to scan a sequence of channels. The channels to be converted should be programmed in the ADC_CHSELR register. The conversion order is always from AN0 to AN19.

13.4.3 ADC conversion timing

Conversion clock of the ADC is the sum of sampling and converting. The sampling clock is equal to the ADC_SAMR register + 2 and converting clock is always 12 clocks. The ADC clock should be set appropriately by the ADC_PREDR register according to the VDD voltage. In addition, the ADC_SAMR register must be set carefully for accurate conversion.

If the ADC SAMR register has value of "0x2", the sampling clock is 4 clocks. Since the converting clock is always 12 clocks, the conversion clock of the ADC is calculated as shown in the followings:

Conversion clock = $(ADC$ SAMR + 2) + 12 $[clocks]$

Table 53. ADC Frequency Set according to VDD

NOTE: On low or high temperature, set the ADC frequency lower than the above table.

Figure 57. High Speed ADC Conversion Timing Chart

13.4.4 ADC conversion mode

There are three modes for ADC such as Single conversion mode, Sequential conversion mode and Continuous conversion mode. A mode is selected by the MDSEL[1:0] bits of ADC_CR register.

13.4.4.1 Single conversion mode

The ADC converts one of the selected channels in order every trigger signal during single conversion mode. Analog input signal is selected by ADC_CHSELR register.

The end of conversion interrupt flag, the EOCIFLAG bit of ADC_IESR register, is set to "1b" as soon as a new conversion data result is available. The EOCIFLAG bit is cleared by software by writing "1b" to it. An ADC data overrun interrupt flag is set to "1b" if a trigger finishes a new conversion while the previous conversion data are not read.

Figure 58. Example of Single Conversion Mode

13.4.4.2 Sequential conversion mode

The ADC converts all selected channels in order by a trigger signal during Sequential conversion mode. All trigger signals are ignored during a sequence procedure. The next conversion starts immediately after data read.

The conversion sequence is terminated after all selected channels are converted. The end of sequence interrupt flag, the EOSIFLAG bit of ADC_IESR register, is set to "1b" as soon as the last data result of a sequence is available. The EOSIFLAG bit is cleared by software by writing "1b" to it.

Figure 59. Example of Sequential Conversion Mode

13.4.4.3 Continuous conversion mode

The ADC repeatedly converts all selected channels in order by a trigger signal during Continuous conversion mode. All trigger signals are ignored on the Continuous conversion mode. The next conversion starts immediately after data read as in the sequential conversion mode.

The end of sequence interrupt flag, the EOSIFLAG bit of ADC_IESR register, is also set to "1b" as soon as the last data result of a sequence is available, but the next conversion sequence is continued until a termination by software. The continuous conversion can be terminated by writing "0b" to the ADRDY bit of ADC_CR register.

Г

13.4.5 ADC oversampling

The ADC has oversampling function by hardware for averaging, SNR improvement, and filtering. The function can handle multiple conversions and average them into a single data width, up to 16-bit. The oversampling ratio is configured by the OVSMPR[2:0] bits of ADC_OVSCR register with enabling the oversampling. The range is from x2 to x256. The ADC block has 20-bit accumulator for all sums of sampling data (256 x 12-bit: 20-bit). The average result consists of a right bit shift up to 8-bit. The right bit shift is selected by the OVSHT[3:0] bits of ADC_OVSCR register.

Average Result = $\sum_{n=1}^{n=2^{OVSMPR[2:0]+1}} Data_n$ >> OVSHT[3:0]

The upper bits of the average result are truncated with only the 16 least significant bits before being transferred into the ADC_DR register.

Table 54. ADC Result Data

13.4.6 ADC recommend circuit

An output resistor (Ro) of analog source increases the capacitor charging time of the circuit. It may degrade the accuracy of ADC. The charging time depends on the resistor and capacitor of an input circuit. So, the sampling time should be adjusted appropriately by the ADC sampling time register (ADC_SAMR). The interval time of conversion should also be adjusted for accuracy.

Figure 61. Recommend Circuit for ADC Input

14 Comparator 0/1

The A31L22x series includes two comparator modules. Each comparator module has three registers such as a control register (CMP_CR), a status register (CMP_SR), and a reference control register (CMP_RCR). The comparator module has an internal reference circuit too.

The comparator module features the followings:

- External analog inputs
- **•** Hysteresis function
- Low and fast speed selectable
- Wake-up possible from DEEP SLEEP mode

14.1 Comparator 0/1 block diagram

[Figure 62](#page-199-0) shows a block diagram of the comparator block.

14.2 Pin description for Comparator 0/1

14.3 Registers

Base address and register map of the Comparator 0/1 are shown in [Table 56](#page-201-0) and [Table 57.](#page-201-1)

Table 57. Comparator n Register Map (n = 0 and 1)

14.3.1 CMPn_CR: comparator n control register

CMPn_CR register is 32-bit size and accessible in 32/16/8-bit. (n = 0 and 1)

3. If a level is not detected three or more times in a row at the sampling clock, the signal is eliminated as noise.

4. A pulse level should be input for the duration of 3 clocks or more to be actually detected as a valid edge.

5. The comparator noise filter is automatically disabled at DEEP SLEEP mode and recovered after DEEP SLEEP mode release.

14.3.2 CMPn_SR: comparator n status register

CMPn_SR register is 32-bit size and accessible in 32/16/8-bit. (n = 0 and 1)

14.3.3 CMPn_RCR: comparator n reference control register

CMPn_RCR register is 32-bit size and accessible in 32/16/8-bit. (n = 0 and 1)

15 USART 10

USART (Universal Synchronous and Asynchronous serial Receiver and Transmitter) is a highly flexible serial communication device. The USART of the A31L22x series features the followings:

- Full Duplex Operation. (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Baud Rate Generator
- Supports Serial Frames with 5,6,7,8, or 9 Data bits and 1 or 2 Stop bits
- Odd or Even Parity Generation, and Parity Check Supported by Hardware.
- Supports Receive Character Detection and Receive Time Out Function
- Supports Local Interconnection Network (LIN)
- Data OverRun Detection
- Framing Error Detection
- Three Separate Interrupts on TX Completion, TX Data Register Empty and RX Completion
- Double Speed Asynchronous communication mode
- Up to 16MHz data transfer for SPI

15.1 USART 10 block diagram

[Figure 63](#page-205-0) shows a block diagram of the UART and LIN block.

Figure 63. UART and LIN Block Diagram of USART (n = 10)

[Figure 64](#page-206-0) shows a block diagram of the SPI block.

۳

15.2 Pin description for USART 10

15.3 Registers

Base address and register map of the USART 10 are shown in [Table 59](#page-208-0) and [Table 60.](#page-208-1)

Table 59. Base Address of USART 10

Table 60. USART n Register Map (n = 10)

15.3.1 USARTn_CR1: USARTn control register 1

USART module should be configured properly before running.

USARTn_CR1 register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

15.3.2 USARTn_CR2: USARTn control register 2

USART module should be configured properly before running.

USARTn_CR2 register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

15.3.3 USARTn_CR3: USARTn control register 3

USART module should be configured properly before running. This register is used only for UART and LIN mode. USARTn_CR3 register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

15.3.4 USARTn_ST: USARTn status register

USARTn_ST register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

15.3.5 USARTn_BDR: USARTn baud rate generation register

USARTn_BDR register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

15.3.6 USARTn_RDR: USARTn receive data register

USARTn_RDR register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

8 0 RDATA Receive Data bits. A receive shift register is moved to this register after stop bit.

NOTE: When asynchronous or synchronous mode, the RDATA[8] bit is the received 9th bit.

15.3.7 USARTn_TDR: USARTn transmit data register

USARTn_TDR register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

0

15.3.8 USARTn_RTODR: USARTn receive time out data register

USARTn_RTODR register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

 $\overline{7}$ 0 RTOD USARTn Receive Time Out Data. Counting number: RTOD[7:0] +1

15.3.9 USARTn_RCDR: USARTn receive character detection data register

USARTn_RCDR register is 32-bit size and accessible in 32/16/8-bit. (n = 10)

RCDD USARTn Receive Character Detection Data.

15.4 Functional description

The USART comprises a clock generator, a transmitter, and a receiver. The clock generation logic includes synchronization logic for external clock input, which is used for synchronizing or SPI slave operation. Baud rate generator in the clock generation logic is for asynchronous or master (synchronous or SPI) operation.

The Transmitter consists of a write buffer, a serial shift register, a parity generator, and a control logic.

The receiver is the most complex part of the USART module due to its clock and data recovery units. The recovery unit is used for asynchronous data reception. In addition, the receiver has a parity checker, a shift register, and a control logic. The receiver supports the same frame formats as the transmitter and can detect frame error, data overrun and parity errors. ($n = 10$)

15.4.1 USART clock generation

supports four modes of clock operation, which are Normal asynchronous mode, Double speed asynchronous mode, Master synchronous mode and Slave synchronous mode.

The clock generation scheme for master SPI and slave SPI mode is the same as master synchronous and slave synchronous operation mode. The USTnMS[1:0] bits in USARTn_CR1 register selects asynchronous or synchronous operation. Asynchronous double speed mode is controlled by the DBLS bit in the USARTn CR2 register.

The MASTER bit in USARTn CR2 register controls whether the clock source is internal (master mode, output pin) or external (slave mode, input pin). The SCKn pin is active only when the USART operates in synchronous or SPI mode.

[Table 61](#page-218-0) shows the equations for calculating the baud rate (in bps).

Table 61. Equations for Calculating USART Baud Rate Register Settings (n = 10)

15.4.2 External clock (SCKn)

External clock is used in the Synchronous mode or in the SPI slave mode. External clock input from the SCKn pin is sampled by the synchronization logic to remove meta-stability. The output from the synchronization logic must be passed through an edge detector before it is used by the transmitter and the receiver.

This process introduces two CPU clock period delay. The maximum frequency of the external SCKn pin is limited up to 16MHz.

15.4.3 Synchronous mode operation

External clock is used in the Synchronous mode or in the SPI slave mode. When the Synchronous or the SPI mode is used, the SCKn pin will be used as either clock input (slave) or clock output (master).

Data sampling and transmission are issued on different edges of SCKn clock respectively. For example, if data input on RXDn (MISOn in SPI mode) pin is sampled on the rising edge of SCKn clock, data output on TXDn (MOSIn in SPI mode) pin is altered on the falling edge.

The CPOLn bit in USARTn CR1 register selects which SCKn clock edge is used for data sampling and which is used for data change. As shown in [Figure 66](#page-219-0) below, when CPOLn is zero, the data will be changed at rising SCKn edge and sampled at falling SCKn edge.

Figure 66. Synchronous Mode SCKn Timing (USART, n = 10)

15.4.4 UART data format

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error detection. The USART supports all 30 combinations of the followings as valid frame formats.

- 1 start bit
- $-5, 6, 7, 8$ or 9 data bits
- No, even or odd parity bit.
- 1 or 2 stop bits.

A frame starts with the start bit followed by the least significant data bit (LSB). Then the next data bits, up to nine, follow, ending with the most significant bit (MSB). If a parity function is enabled, the parity bit is inserted between the last data bit and the stop bit. A high-to-low transition on data pin is considered as a start bit.

When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle state. The idle state means high state of data pin. [Figure 67](#page-220-0) shows a possible combination of the frame formats. Bits inside brackets are optional.

Figure 67. Frame Format (UART)

1 data frame consists of the following bits

- Idle: No communication on communication line (TXDn/RXDn)
- St: Start bit (low)
- Dm: Data bits (0 to 8)
- P: Parity bit (even parity, odd parity, no parity)
- Sp: Stop bit (1 bit or 2 bits)

The frame format used by the UART is set by USTnS[2:0], USTnP[1:0] bits in the USARTn_CR1 register and USTnSB bit in the USARTn_CR2 register. The transmitter and the receiver use the same values. $(n = 10)$

15.4.5 UART parity bit

The parity bit is calculated by doing an exclusive-OR of all data bits. If odd parity is used, the result of the exclusive-OR is inverted. The parity bit is located between the MSB and the first stop bit of a serial frame.

- Peven = Dm-1 ^ ... ^ D3 ^ D2 ^ D1 ^ D0 ^ 0
- Podd = Dm-1 ^ ... ^ D3 ^ D2 ^ D1 ^ D0 ^ 1
- Peven: Parity bit using even parity
- Podd: Parity bit using odd parity
- Dm: Data bit n of the character

15.4.6 UART transmitter

The UART transmitter is enabled by setting TXEn bit in the USARTn CR1 register. When the Transmitter is enabled, the TXDn pin should be set to TXDn function for the serial output pin in UART mode by the GPIO registers. Baud-rate, operation mode and frame format must be set up before starting any transmission. In Synchronous operation mode, the SCKn pin is used for transmission clock, so it should be selected to do SCKn function by the GPIO registers. $(n = 10)$

15.4.6.1 UART sending TX data

A data transmission is initiated by loading data to the transmit data register (USARTn_TDR). The data to be written in transmit data register is moved to the shift register when the shift register is ready to send a new frame.

The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded to the new data, it will transfer one complete frame according to the settings of the control registers.

If 9-bit characters are used in the Asynchronous or the Synchronous operation mode, the 9th bit must be written to TDATA[8] bit in the USARTn_TDR register. (n = 10)

15.4.6.2 UART transmitter flag and interrupt

The UART transmitter has two flags that indicate its state. One is USART data register empty flag (DREn) and the other is transmit completion flag (TXCn). Both flags can be used as interrupt sources.

DREn flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty and cleared when the transmit buffer contains data to be transmitted but has not yet been moved into the shift register.

When the data register empty interrupt enable (DRIEn) bit in USARTnCR1 register is set and the global interrupt is enabled, USARTn ST status register empty interrupt is generated while DREn flag is set.

Transmit complete (TXCn) flag bit is set when the entire frame in the transmit shift register has been shifted out. The TXCn flag can be cleared by writing '1' to TXCn bit in the USARTn ST register.

When transmit complete interrupt enable (TXCIEn) bit in the USARTn CR1 register is set and the global interrupt is enabled. UART transmit complete interrupt is generated while TXCn flag is set. $(n = 10)$

15.4.6.3 UART parity generator

The parity generator calculates the parity bit for the serial frame data to be sent. When parity bit is enabled (USTnP1=1), the transmitter control logic inserts the parity bit between the MSB and the first stop bit of the frame to be sent. $(n = 10)$

15.4.6.4 UART disabling transmitter

Disabling the transmitter by clearing the TXEn bit will not become effective until the current transmission is completed. When the transmitter is disabled, the TXDn pin can be used as a normal general purpose I/O (GPIO). $(n = 10)$

15.4.7 UART receiver

The UART receiver is enabled by setting RXEn bit in the USARTn CR1 register. When the receiver is enabled, the RXDn pin should be set to RXDn function for the serial input pin in the UART mode by the GPIO registers. Baud-rate, operation mode and frame format must be set before serial reception. In Synchronous or SPI operation mode, the SCKn pin is used as a transfer clock input, so it should be selected to do SCKn function by the GPIO registers. $(n = 10)$

15.4.7.1 UART receiving RX data

When the UART is in Synchronous mode or in Asynchronous mode, the receiver starts data reception if it detects a valid start bit (LOW) on RXDn pin. Each bit after the start bit is sampled at predefined baud-rate (asynchronous) or at sampling edge of SCKn (synchronous), and shifted into the receive shift register until the first stop bit of a frame is received.

Even if there is a second stop bit in the frame, the second stop bit is ignored by the receiver. That is, receiving the first stop bit means that a complete serial frame is presented in the receiver shift register and contents of the shift register are to be moved into the receive data register (USARTn_RDR). (n = 10)

15.4.7.2 UART receiver flag and interrupt

The UART receiver has a flag that indicates the receiver's state. The receive complete (RXCn) flag indicates whether there are unread data in the receive buffer. This flag is set when there is unread data in the receive buffer and cleared when the receive buffer is empty. If the receiver is disabled (RXEn=0), the receiver buffer is flushed and the RXCn flag is cleared.

When the receive complete interrupt enable (RXCIEn) bit in the USARTn_CR1 register is set and global interrupt is enabled, the UART receiver complete interrupt is generated while RXCn flag is set.

The UART receiver has three error flags, which are frame error (FEn), data overrun (DORn) and parity error (PEn). These error flags can be read from the USARTn_ST register.

The frame error (FEn) flag indicates state of the first stop bit. The FEn flag is '0' when the stop bit was correctly detected as '1', while the FEn flag is '1' when the stop bit was incorrect, i.e. detected as '0'. This flag can be used for detecting out-of-sync conditions between data frames.

The data overrun (DORn) flag indicates data loss due to a full receive buffer condition. DORn occurs when the receive buffer is full, and another new data is presented in the receive shift register to be stored into the receive buffer. After the DORn flag is set, all the incoming data are lost. To avoid data loss or to clear this flag, receive buffer must be read.

The parity error (PEn) flag indicates that the frame in the receive buffer had a parity error during reception. If parity check function is not enabled (USTnP1=0), the PEn bit is always read as '0'. (n = 10)

15.4.7.3 UART parity checker

If parity bit is enabled (USTnP1=1), the parity checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame. $(n = 10)$

15.4.7.4 UART disabling receiver

Unlike the transmitter, the receiver becomes inactive immediately after it is disabled by clearing RXEn bit. When the receiver is disabled, the receiver flushes the receive buffer, the remaining data in the buffer is all reset, and the RXDn pin can be used as a normal general purpose I/O (GPIO). (n = 10)

15.4.7.5 Asynchronous data reception

To receive asynchronous data frame, the USART includes a clock and data recovery unit. The clock recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the RXDn pin. The data recovery logic samples and filters the incoming bits with a low pass filter, and removes the noise of RXDn pin.

[Figure 68](#page-223-0) illustrates the sampling process of the start bit of an incoming frame. The sampling rate is 16 times the baud-rate in normal mode and 8 times the baud-rate for double speed mode (DBLSn=1). The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is seen using the double speed mode. $(n = 10)$

Figure 68. Asynchronous Start Bit Sampling (n = 10)

When the receiver is enabled (RXEn=1), the clock recovery logic tries to find a high-to-low transition on the RXDn line, which is the start bit condition. After detecting the high-to-low transition on RXDn line, the clock recovery logic uses samples 8, 9 and 10 for normal mode to detect whether valid start bit is received.

If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. Then the data recovery can begin. The synchronization process is repeated for each start bit.

As described above, when the receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost the same as clock recovery process.

The data recovery logic samples each incoming bit 16 times for normal mode and 8 times for double speed mode, and uses sample 8, 9 and 10 to decide data value. If more than 2 samples have low levels, the received bit is considered as a logic '0' and if more than 2 samples have high levels, the received bit is considered as a logic '1'.

The data recovery process is then repeated until a complete frame is received, including the first stop bit. The decided bit value is stored in the receive shift register in order. Note that the Receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the receiver is in idle state and waits to find the start bit. $(n = 10)$

The process for detecting stop bit is the same as clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, or else a frame error (FEn) flag is set.

After deciding whether the first stop bit is valid or not, the receiver goes to idle state and monitors the RXDn line to check whether a valid high to low transition is detected (start bit detection). ($n = 10$)

Figure 70. Stop Bit Sampling and Next Start Bit Sampling (n = 10)

15.4.7.6 Receive time out function

The receive time out function is used for checking a frame finish. This function is to count time with baud rate unit between the last start bit and a new start bit, and between setting the RTOENn bit of USARTn_CR3 register and a new start bit. The USARTn_RTODR register should have duration time value before using the receive time out function. ($n = 10$)

15.4.7.7 UART auto baud rate detection

The auto baud rate detection is enabled by setting "1b" to the ABDENn bit of the USARTn_CR3 register. The function is useful when using clock source with relatively low accuracy. There are two auto baud rate detection modes, "Start bit to measure" and "0x55 character to measure". (n = 10)

Figure 72. Auto Baud Rate Detection Timing Diagram (n = 10)

15.4.8 SPI mode

The USART can be set to operate in industrial standard SPI compliant mode. The SPI mode has the following features.

- Full Duplex, Three-wire synchronous data transfer.
- Mater and Slave Operation.
- Supports all four SPI modes of operation (mode 0, 1, 2, and 3).
- Selectable LSB first or MSB first data transfer.
- Double buffered transmit and receive.
- Programmable transmit bit rate.
- Up to 16MHz data transfer for SPI

When the SPI mode is enabled by configuring USTnMS[1:0] as "11", the slave select (SSn) pin becomes active LOW input in Slave mode operation if USTnSSEN bit is set to '1'. The SSn function is not automatically controlled in master mode operation even if USTnSSEN bit is set to '1'.

Note that during SPI mode of operation, the pin RXDn is renamed as MISOn and TXDn is renamed as MOSIn for compatibility to other SPI devices. $(n = 10)$

15.4.9 SPI clock formats and timing

To accommodate a wide variety of synchronous serial peripherals from different manufacturers, the USART has a clock polarity bit (CPOLn) and a clock phase control bit (CPHAn) to select one of four clock formats for data transfers. CPOLn selectively inserts an inverter in series with the clock. CPHAn chooses between two different clock phase relationships between the clock and data. Note that CPHAn and CPOLn bits in USTnCR0 register have different meanings according to the USTnMS[1:0] bits, which decide the operating mode of USART.

[Table 62](#page-227-0) shows four combinations of CPOLn and CPHAn for SPI mode 0, 1, 2, and 3. (n = 10)

Table 62. CPOL Functionality (n = 10)

Figure 73. USART SPIn Clock Formats when CPHAn=0 (n = 10)

When CPHAn=0, the slave begins to drive its MISOn output with the first data bit value when SSn goes to active low.

The first SCKn edge causes both the master and the slave to sample the data bit value on their MISOn and MOSIn inputs, respectively.

At the second SCKn edge, the USART shifts the second data bit value out to the MOSIn and MISOn outputs of the master and slave, respectively. $(n = 10)$

Figure 74. USART SPIn Clock Formats when CPHAn=1 (n = 10)

When CPHAn=1, the slave begins to drive its MISOn output when SSn goes active low, but the data is not defined until the first SCKn edge.

The first SCKn edge shifts the first bit of data from the shifter onto the MOSIn output of the master and the MISOn output of the slave.

The next SCKn edge causes both the master and slave to sample the data bit value on their MISOn and MOSIn inputs, respectively.

At the third SCKn edge, the USART shifts the second data bit value out to the MOSIn and MISOn output of the master and slave respectively.

Because the SPIn logic reuses USART resources, SPIn mode of operation is similar to that of synchronous or asynchronous operation.

A SPIn transfer is initiated by checking for the USART Data Register Empty flag (DREn=1) and then writing a byte of data to the USARTn TDR Register. In master mode of operation, even when transmission is not enabled (TXEn=0), writing data to the USARTn_TDR register is necessary because the clock SCKn is generated from the transmitter block.

15.4.10 Local interconnection network (LIN) mode

The LIN mode is selected by writing "10b" to the USTnMS[1:0] bits of the USARTn_CR1 register. The LIN transmission is fixed as start bit, 8-bits data length, 1 stop bit, and no parity. So, it should be set as follows.

- USTnP[1:0] bits of USARTn_CR1: cleared to "00b" for no parity.
- USTnS[2:0] bits of USARTn_CR1: set to "011b" for 8-bit data length.
- USTnSB and LOOPSn bits USARTn CR2: cleared to "0b" for 1 stop bit and normal operation.

During LIN mode is enabled, the break field detection circuit is activated and it is independent from the UART receiver. A break field can be detected whenever it occurs during idle state or during a frame.

When the auto baud rate detection is enabled by setting "1b" to the ABDENn bit of USARTn_CR3 register, the Rx break field may not be detected. So, the auto baud rate detection function should be enabled after the Rx break field detection if needed.

[Figure 75](#page-231-0) shows the timing diagram for LIN break field.

16 UART 0

The A31L22x series has a built-in 1-channel UART module (Universal Asynchronous Receiver/Transmitter).

Users can read the UART operation status including the error status from the status register.

A baud rate generator, which generates proper baud rate, exists for each UART channel. This baud rate generator divides down the PCLK to the frequency ranging from 1 to 65536. Then, the baud rate is generated using a 1:16 clock and an 8-bit precision clock tuning function.

The UART 0 of the A31L22x series features the followings:

- Compatible with 16450 UART
- Configurable standard asynchronous control bit (Start, Stop, and Parity)
- Programmable 16-bit fractional baud generator
- Programmable serial communication
- 5-, 6-, 7- or 8- bit data transfer
- Even, odd, or no-parity bit insertion and detection
- 1-, 1.5- or 2-Stop bit-insertion and detection
- 16-bit baud rate generation with 8-bit fraction control
- Hardware inter-frame delay function
- Stop bit error detection
- Detail status register

16.1 UART 0 block diagram

[Figure 76](#page-233-0) shows a block diagram of the UART block.

16.2 Pin description for UART 0

16.3 Registers

Base address and register map of the UART are shown in [Table 64](#page-235-0) and [Table 65.](#page-235-1)

Table 65. UART n Register Map (n = 0)

16.3.1 UARTn_RBR: UARTn receive data buffer register

Received data will be read from UARTn_RBR register. The maximum length of data is 8 bits. The last data received will stay in this register until a new byte is received.

UARTn RBR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

 $\overline{7}$ 0 RBR UARTn Receive Data Buffer.

16.3.2 UARTn_THR: UARTn transmit data hold register

UARTn_THR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

THR UARTn Transmit Data Hold.

16.3.3 UARTn_IER: UARTn interrupt enable register

 $\overline{7}$ 0

UARTn_IER register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

16.3.4 UARTn_IIR: UARTn interrupt ID register

UARTn_IIR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

IID UARTn Interrupt ID.

1

NOTE: The UARTn supports 3-priority interrupt generation and the interrupt source ID register shows one interrupt source which has highest priority among pending interrupts.

The priority is defined as below.

- Receive line status interrupt.
- Receive data ready interrupt and Character timeout interrupt.
	- Transmit hold register empty interrupt.
- 0 IPEN Interrupt Pending.
	- 0 Interrupt is pending.
	- 1 No interrupt is pending.

Table 66. Interrupt ID and Control of UARTn_IIR

NOTE: After check the above bits, Read data buffer to avoid losing interrupt source.

16.3.5 UARTn_LCR: UARTn line control register

UARTn_LCR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

Parity bit will be generated according to bit 3,4,5 of UARTn_LCR register.

[Table 67](#page-238-0) shows the variation of parity bit generation.

16.3.6 UARTn_DCR: UARTn data control register

UARTn_DCR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

Figure 77. Data Inversion Control Diagram

16.3.7 UARTn_LSR: UARTn line status register

UARTn_LSR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

Data has been received and is saved in the receive hold register.

This register provides the status of data transfers between transmitter and receiver. A user can check the line status from this register. Bit 1,2,3,4 will raise the line status interrupt when RLSIE bit in UARTn IER register is set. Other bits can generate interrupts when their interrupt enable bits in UARTn_IER register are set.

16.3.8 UARTn_BDR: UARTn baud rate divisor latch register

UARTn BDR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

15 0 BDR Baud Rate Divider Latch Value Baud rate = PCLK/(16 x (BDR[15:0] + 1)). The range is 0x0000 to 0xFFFF.

To establish communication with the UART channel, baud rate should be set properly. The programmable baud rate generator provides divider number from 0 to 65535. Expected baud rate should be written to the 16-bit divider register (UARTn_BDR). UART_{clock} is PCLK.

Baud rate calculation formula is as follows:

$$
BDR = \frac{UART_{clock}}{16 \times BaudRate} - 1
$$

In case of 32MHz UART_{clock} speed, the divider value and error rate is shown in table

$UART_{clock} = 32MHz$		
Baud rate	Divider	Error $(\%)$
1200	1665	0.04%
2400	832	0.04%
4800	415	0.16%
9600	207	0.16%
19200	103	0.16%
38400	51	0.16%
57600	33	2.12%
115200	16	2.12%

Table 68. Example of Baud Rate Calculation (without BFR)

16.3.9 UARTn_BFR: UARTn baud rate fraction counter register

UARTn BFR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

to original set value. **Table 69. Example of Baud Rate Calculation**

FCNT value can be calculated using the equation below:

 $FCNT = Float * 256$

For example, when the target baud rate is 4800 bps and UART_{clock} is 32MHz, the BDR value is 415.6666. The integer 415 is the BDR value and floating number 0.6666 leads to an FNCT value as follows:

FCNT = 0.6666 * 256 = 170.6496, and thus the FCNT value is 170.

8-bit fractional counter will count up by FCNT value every (baud rate)/16 periods and whenever fractional counter overflow takes place, the divisor value will increment by 1 and compensate this period. Then, the divisor value will return to its original value.

16.3.10 UARTn_IDTR: UARTn inter-frame delay time register

UARTn_IDTR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

16.4 Functional description

The UART module is compatible with 16450 UART. Additionally, fractional baud rate compensation logic is provided. It does not have an internal FIFO block.

16.4.1 Receiver sampling timing

The UART of the A31L22x series operates at the following timing as shown in [Figure 78.](#page-244-0)

If falling edge is detected on the receive line, the UART considers it as a start bit. From then on, the UART oversamples 1-bit 16 times and detects the bit value at the $7th$ sample.

Figure 78. Sampling Timing of UART Receiver

It is recommended to enable debounce settings in the PCU block to enhance the immunity to external glitch noise.

16.4.2 Transmitter

The transmitter has a data transmission function. The start bit, data bits, optional parity bit, and stop bit shift in series, the least significant bit shifting first.

The number of data bit is selected in DLEN[1:0] in the UARTn_LCR register. The parity bit is set according to the PARITY and PEN bits in the UARTn_LCR register. If the parity type is even, the parity bit depends on one-bit sum of all data bits. For odd parity, the parity bit is an inverted sum of all data bits. The number of stop bits is selected in the STOPBIT in the UARTn_LCR register.

The example of transmission data format is introduced in [Figure 79.](#page-245-0)

Figure 79. Transmission Data Format Example

16.4.3 Inter-frame delay transmission

The inter-frame delay function allows the transmitter to insert an idle state on the TXD line between 2 characters. The width of the idle state is defined in WAITVAL field of the UARTn_IDTR register. When this field is set as 0, no time-delay is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted character during the number of bit periods defined in WAITVAL field.

Figure 80. Inter-frame Delay Timing Diagram

16.4.4 Transmit interrupt

The transmission operation makes some kinds of interrupt flags. When transmitter hold register is empty, the THRE interrupt flag will be raised. When transmitter shifter register is empty, the TXE interrupt flag will be raised. User can select an interrupt timing that works the best for the application.

Figure 81. Transmit Interrupt Timing Diagram

17 LPUART 0

The A31L22x series has a built-in 1-channel low power UART module (Universal Asynchronous Receiver/Transmitter).

This Low Power UART (LPUART) supports asynchronous serial communication up to 9600bps in DEEP SLEEP mode with 32.768kHz sub-oscillator. It also supports 1-wire half-duplex communication.

The LPUART 0 of the A31L22x series features the followings:

- Full-Duplex and Half-Duplex Operations
- Baud Rate Generator
- Serial Frames with 5,6,7, or 8 Data bits and 1 or 2 Stop bits supported
- Odd or Even Parity Generation, and Parity Check Supported by Hardware
- Receive Character Detection and Receive Time Out Function supported
- Baud Rate Compensation Function
- Up to 9600pbs with 32.768kHz sub-oscillator supported
- Data OverRun Detection
- Framing Error Detection
- Double Speed Asynchronous Communication Mode

17.1 LPUART block diagram

[Figure 82](#page-248-0) shows a block diagram of the LPUART block.

- 2. A clock of PCLK should be faster than or equal to a clock of the LPUARTn.
- 3. Data to be transmitted should be written to the LPUARTn_TDR register after checking if the TXCIFLAG bit is set to "1b".

17.2 Pin description for LPUART

17.3 Registers

Base address and register map of the LPUART are shown in [Table 71](#page-250-0) an[d Table 72.](#page-250-1)

17.3.1 LPUARTn_CR1: LPUARTn control register 1

Low power UARTn module should be configured properly before running.

LPUARTn_CR1 register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

LPUART0_CR1=0x4000_5C00

NOTE: If this bit is cleared, the LPUARTn current operations are discarded, the configuration is kept, and all the status flags are set to reset values.

17.3.2 LPUARTn_CR2: LPUARTn control register 2

Low power UARTn module should be configured properly before running.

LPUARTn_CR2 register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

LPUART0_CR2=0x4000_5C04

Where $f_{SAMPLE} = f_{LPUART}/(LPUARTn_BDR[15:0] + 1)$

→ 4

NOTE: A TXCIFLAG bit will be set to "1b" at stop bit and the transmit of next character may start after the end of active level.

 $(DEALST + 1)$ x f_{SAMPLE} (DEALFT + 1) x f_{SAMPLE}

17.3.3 LPUARTn_IER: LPUARTn interrupt enable register

LPUARTn_IER register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

17.3.4 LPUARTn_IFSR: LPUARTn interrupt flag and status register

LPUARTn_IFSR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

17.3.5 LPUARTn_RDR: LPUARTn receive data register

LPUARTn_RDR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

 $\overline{7}$ RDATA Receive Data. A receive shift register is moved to this register after stop bit.

0

17.3.6 LPUARTn_TDR: LPUARTn transmit data register

LPUARTn_TDR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

7 TDATA 0 Transmit Data bits. This register is moved to the transmit shift register after a previous character is completely shifted out.

17.3.7 LPUARTn_BDR: LPUARTn baud rate generation register

LPUARTn_BDR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

17.3.8 LPUARTn_BCMP: LPUARTn baud rate compensation register

LPUARTn_BCMP register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

17.3.9 LPUARTn_RTODR: LPUARTn receive time out data register

LPUARTn_RTODR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

23 0 RTOD LPUARTn Receive Time Out Data

17.3.10 LPUARTn_RCDR: LPUARTn receive character detection data register

LPUARTn_RCDR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

LPUART0_RCDR=0x4000_5C2C

RCDD LPUARTn Receive Character Detection Data.

17.3.11 LPUARTn_DLYDR: LPUARTn Tx delay time data register

 $\overline{7}$ 0

LPUARTn_DLYDR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

7 Ω DLYD LPUARTn Tx Delay Data. This register is used for transmit delay time between the last stop bit and the next start bit with baud rate unit. The data in the LPUARTn_TDR register will be transferred to the transmit shift register after delay time. Delay time: DLYD[7:0] x "baud rate clock period". No delay on DLYD[7:0] = 0.

17.4 Functional description

The LPUARTn block comprises a clock generator, a transmitter and a receiver.

The clock generation logic consists of a baud rate generator.

The transmitter consists of a write buffer, a serial shift register, a parity generator, and a control logic.

The receiver is the most complex part of the low power UARTn module due to its clock and data recovery units. The recovery unit is used for asynchronous data reception. In addition, the receiver has a parity checker, a shift register, and a control logic. The receiver supports the same frame formats as the transmitter and can detect frame error, data overrun and parity errors.

17.4.1 LPUARTn clock generation

The clock generation logic generates clocks for the transmitter and the receiver. The LPUARTn baud rate generator supports three modes of clock operation, which are 16 oversampling mode, 8 oversampling mode, and only 1 sampling mode. The only 1 sampling mode can be used with XSOSC (32.768kHz).

[Table 73](#page-260-0) shows equations for baud rate calculation (in bps).

Table 73. Equations for Calculating Baud Rate Register Settings

17.4.2 LPUARTn baud rate compensation

The baud rate compensation is used to optimize the precision in each bit. There is a sign (BCMPS bit of LPUARTn_BCMP register) bit to define the positive or negative compensation in each bit. If the sign bit is "0b", one clock of fLPUARTn will be appended to the compensated bit. If the sign bit is "1b", one clock of fLPUARTn will be taken out from the compensated bit.

There are nine bits to define whether the relative compensation is required for each bit. The bits are BCMP[7:0] for data and BCMP8 for parity.

Example

1. fLPUARTn = 32.768kHz, No oversampling, Baud rate = 9600 bps

 32.768 kHz/(1 x 9600) = 3.413, LPUARTn BDR = 3 - 1 = 2, and "Baud rate clock"/bit = 3 x 1

So, "Clock error"/bit: 3.413 x 1 - 3 x 1 = 0.413 clock \rightarrow "1 clock compensation"/bit if a BCMPx bit is "1b".

The result is that the sign bit, BCMPS, is "0b" for positive compensation and the baud rate compensation bits, BCMP[8:0], are "010100101b". (CEPB: "clock error"/bit)

Table 74. Baud Rate Compensation Example 1

2. fLPUARTn = 32.768kHz, No oversampling, Baud rate = 2400 bps

32.768kHz/(1 x 2400) = 13.653, LPUARTn_BDR = 14 - 1 = 13, and "Baud rate clock"/bit = 14 x 1

So, "Clock error"/bit: 13.653 x 1 - 14 x 1 = - 0.347 clock \rightarrow "1 clock compensation"/bit if a BCMPx bit is "1b".

The result is that the sign bit, BCMPS, is "1b" for negative compensation and the baud rate compensation bits, BCMP[8:0], are "001001001b". (CEPB: "clock error"/bit)

Rx/Tx bit	BCMPx bit	Clock Error	Compensation	Final Clock
			bit	Error
Start bit		+0.347 (CEPB)	x	0.347
D ₀	bit 0	0.693 (CEPB+ before compensation)		-0.307
D ₁	bit 1	0.040 (CEPB+ before compensation)		0.040
D ₂	bit 2	0.387 (CEPB+ before compensation)	Ω	0.387
D ₃	bit 3	0.733 (CEPB+ before compensation)		-0.267
D ₄	bit 4	0.080 (CEPB+ before compensation)		0.080
D ₅	bit 5	0.427 (CEPB+ before compensation)	Ω	0.427
D ₆	bit 6	0.773 (CEPB+ before compensation)		-0.227
D7	bit 7	0.120 (CEPB+ before compensation)	Ω	0.120
Parity bit	bit 8	0.467 (CEPB+ before compensation)	Ω	0.467

Table 75. Baud Rate Compensation Example 2

17.4.3 LPUARTn interface data format

A serial frame is defined to be composed of one character of data bits with synchronization bits (start and stop bits) and an optional parity bit for error detection.

The LPUARTn supports all 24 combinations of the followings as valid frame formats.

- 1 start bit
- 5, 6, 7, or 8 data bits
- No, even, or odd parity bit.
- 1 or 2 stop bits.

A frame starts with the start bit followed by the least significant data bit (LSB). Then the next data bits, up to eight, follow, ending with the most significant bit (MSB). If parity function is enabled, the parity bit is inserted between the last data bit and the stop bit.

A high-to-low transition on data pin is considered as start bit. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle state. The idle state means high state of data pin. The following figure shows the possible combinations of the frame formats. Bits inside round brackets are optional.

Figure 83. Frame Format

1 data frame consists of the following bits:

- Idle: No communication on communication line (LPTXDn/LPRXDn)
- St: Start bit (Low)
- Dm: Data bits $(0 \sim 7)$
- P: Parity bit (even parity, odd parity, no parity)
- Sp: Stop bit (1 bit or 2 bits)

The frame format is set by configuring DLEN[1:0], PSEL, PEN, and STOPB bits in the LPUARTn_CR1 register. The transmitter and the receiver use the same values.

17.4.4 LPUARTn interface parity bit

The parity bit is calculated by doing an exclusive-OR of all data bits. If odd parity is used, the result of the exclusive-OR is inverted. The parity bit is located between the last data bit and first stop bit of a serial frame.

- Peven = Dm-1 ^ … ^ D3 ^ D2 ^ D1 ^ D0 ^ 0
- Podd = Dm-1 ^ … ^ D3 ^ D2 ^ D1 ^ D0 ^ 1
- Peven: Parity bit using even parity
- Podd: Parity bit using odd parity
- Dm: Data bit n of the character

17.4.5 LPUARTn transmitter

The LPUARTn transmitter is enabled by setting the TXE bit in LPUARTn_CR1 register. When the transmitter is enabled, the LPTXDn pin should be set to LPTXDn function for the serial output pin by the GPIO registers.

Baud-rate, operation mode and frame format must be set up before doing any transmission.

17.4.5.1 LPUARTn sending TX data

A data transmission is initiated by loading data to the transmit data register (LPUARTn_TDR register). The data to be written in transmit data register is moved to the shift register when the shift register is ready to send a new frame.

The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded to the new data, it will transfer one complete frame according to the settings of control registers. $(n = 0)$

17.4.5.2 LPUARTn parity generator

The parity generator calculates parity bit for the serial frame data to be sent. When the parity bit is enabled (PENn = 1), the transmitter control logic inserts the parity bit between the last data bit and the first stop bit of the frame to be sent.

17.4.6 LPUARTn receiver

The LPUARTn receiver is enabled by setting the RXE bit in the LPUARTn CR1 register. When the receiver is enabled, the LPRXDn pin should be set to LPRXDn function for the serial input pin by the GPIO registers.

Baud-rate, operation mode, and frame format must be set before the serial reception.

17.4.6.1 LPUARTn receiving RX data

The receiver starts data reception when it detects a valid start bit (LOW) on LPRXDn pin. Each bit after start bit is sampled at predefined baud-rate, and shifted into the receive shift register until the first stop bit of a frame is received.

Even if there is the second stop bit in the frame, the second stop bit is ignored by the receiver. That is, receiving the first stop bit means that a complete serial frame is presented in the receiver shift register and contents of the shift register are to be moved into the receive data register.

17.4.6.2 LPUARTn parity checker

If the parity bit is enabled (PEN = 1), the Parity Checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame.

17.4.6.3 LPUARTn data reception

To receive data frame, the receiver includes a clock and data recovery unit. The clock recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the LPRXDn pin.

The data recovery logic samples and filters the incoming bits with a low pass filter, and removes the noise of receive pin.

[Figure 84](#page-265-0) illustrates the sampling process of a start bit of an incoming frame. The sampling rate is 16 times the baud rate in 16 oversampling mode and 8 times the baud rate for 8 oversampling mode. The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is seen when using 8 oversampling mode.

When the receiver is enabled (RXEn=1), the clock recovery logic tries to find a high-to-low transition on the LPRXDn line, the start bit condition. After detecting high to low transition on the line, the clock recovery logic uses samples 8, 9 and 10 for 16 oversampling mode to detect whether valid start bit is received.

If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. Then the data recovery can begin. The synchronization process is repeated for each start bit.

As described above, when the receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost the same as clock recovery process. The data recovery logic samples each incoming bit 16 times for 16 oversampling mode and 8 times for 8 oversampling mode, and uses sample 8, 9 and 10 to decide data value. If more than 2 samples have low levels, the received bit is considered as a logic '0' and if more than 2 samples have high levels, the received bit is considered as a logic '1'.

The data recovery process is then repeated until a complete frame is received, including the first stop bit. The decided bit value is stored in the receive shift register in order.

Note that the receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the receiver is in idle state and waits to find the start bit.

The process for detecting stop bit is the same as clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, or else a frame error (FE) flag is set.

After deciding whether the first stop bit is valid or not, the receiver goes to idle state and monitors the LPRXDn line to check whether a valid high to low transition is detected (start bit detection).

Figure 86. Stop Bit Sampling and Next Start Bit Sampling

17.4.6.4 LPUARTn receive time out function

The receive time out function is used for checking a frame finish. This function is to count time with baud rate unit between the last start bit and a new start bit, and between setting the RTOEN bit of the LPUARTn_CR register and a new start bit. The LPUARTn_RTODR register should have duration time value before using the receive time out function.

17.4.6.5 1-wire half-duplex communication

must be cleared to "0b" and then set to "1b" again.

1-wire half-duplex mode is selected by configuring HDCOM bit in the LPUARTn_CR1 register. The TXDn and the RXDn lines are internally connected, the RXDn pin is not used, and the TXDn pin is always an input when no transmitted. So, the TXDn pin must be configured to open-drain with an external pull-up resistor.

18 I2C 0 interface

I2C is one of industrial standard serial communication protocols, which uses 2 bus lines, Serial Data Line (SDAn) and a Serial Clock Line (SCLn). These are used to exchange data.

Because both of the SDAn and SCLn lines are open-drain outputs, each line needs a pull-up resistor $(n = 0)$.

The I2C interface 0 of the A31L22x series features the followings:

- Compatible with I2C bus standard
- Multi-master operation
- Up to 1MHz data transfer read speed
- 7-bit address
- Two slave addresses supported
- Master and slave operations
- Bus busy detection

18.1 I2C 0 block diagram

[Figure 88](#page-269-0) shows a block diagram of the I2C block.

18.2 Pin description for I2C 0

Table 76. Pins and External Signals for I2C (n = 0)

Pin name	Type	Description
SCLn	I/O	I2C channel n Serial clock bus line (open-drain)
SDAn	1/O	I2C channel n Serial data bus line (open-drain)

18.3 Registers

Base address and register map of the I2C 0 are shown in [Table 77](#page-271-0) and [Table 78.](#page-271-1)

Table 78. I2C Register Map (n = 0)

18.3.1 I2Cn_CR: I2Cn control register

The register can be set to configure I2C operation mode activate I2C transactions.

I2Cn_CR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

18.3.2 I2Cn_ST: I2Cn status register

I2Cn_ST register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

18.3.3 I2Cn_SAR1: I2Cn slave address register 1

I2Cn_SAR1 register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

18.3.4 I2Cn_SAR2: I2Cn slave address register 2

I2Cn_SAR2 register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

I2C0_SAR1=0x4000_4808

18.3.5 I2Cn_DR: I2Cn data register

I2Cn_DR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

7 0 DATA The I2Cn_DR Transmit buffer and Receive buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the I2Cn_DR register. Reading the I2Cn_DR register returns the contents of the Receive Buffer.

18.3.6 I2Cn_SDHR: I2Cn SDA hold time register

I2Cn_SDHR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

I2C0_SDHR=0x4000_4814

18.3.7 I2Cn_SCLR: I2Cn SCL low period register

I2Cn_SCLR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

11 SCLL 0 This register defines the low period of SCL in master mode. The base clock is PCLK and the period is calculated by the formula: tPCLK X (4 X I2Cn_SCLR + 3) where tPCLK is the period of PCLK.

18.3.8 I2Cn_SCHR: I2Cn SCL high period register

I2Cn_SCHR register is 32-bit size and accessible in 32/16/8-bit. (n = 0)

11 SCLH 0 This register defines the high period of SCL in master mode. The base clock is PCLK and the period is calculated by the formula: tPCLK X (4 X I2Cn_SCHR + 3) where tPCLK is the period of PCLK.

18.4 Functional description

18.4.1 I2C bit transfer

The data on the SDAn line must be stable during HIGH period of the clock, SCLn. The HIGH or LOW state of the data line can only change when the clock signal on the SCLn line is LOW. The exceptions are START(S), repeated START(Sr), and STOP(P) condition, where data line changes when clock line is high.

18.4.2 START/Repeated START/STOP

One master can issue a START (S) condition to detect other devices connected to the SCLn, SDAn lines that will use the bus. A STOP (P) condition is generated by the master to release the bus lines so that other devices can use it.

- A high to low transition on the SDAn line while SCLn is high defines a START (S) condition.
- A low to high transition on the SDAn line while SCLn is high defines a STOP (P) condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after START condition. The bus is considered to be free again after STOP condition, i.e., the bus is busy between START and STOP condition. If a repeated START condition (Sr) is generated instead of STOP condition, the bus stays in busy mode. So, the START and repeated START conditions are functionally identical.

18.4.3 Data transfer

Every byte on the SDAn line must be 8-bits long, but the number of bytes that can be transmitted per transfer is unlimited.

Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCLn LOW to force the master into a wait state.

Data transfer then continues when the slave is ready for another byte of data and releases clock line SCLn.

18.4.4 Acknowledge

An acknowledge clock pulse is generated by the master. The transmitter releases the SDAn line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDAn line during the acknowledge clock pulse so that it remains stable at LOW during the HIGH period of this clock pulse.

When a slave is addressed by a master (Address Packet), and if it is unable to receive or transmit because it is performing some real time function, the data line must be left HIGH by the slave.

In addition, when a slave addressed by a master is unable to receive more data bits, the slave receiver must release the SDAn line (Data Packet). The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If a master receiver is involved in a transfer, it must signal the end of data to the slave transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave transmitter must release the data line to allow the master to generate a STOP or repeated START condition.

18.4.5 Synchronization/arbitration

Clock synchronization is performed using the wired-AND connection of I2C interfaces to the SCLn line. This means that a HIGH to LOW transition on the SCLn line will cause the devices concerned to start counting off their LOW period and it will hold the SCLn line in that state until the clock HIGH state is reached.

However the LOW to HIGH transition of this clock may not change the state of the SCLn line if another clock is still within its LOW period. In this way, a synchronized SCLn clock is generated with its LOW period determined by the device with the longest clock LOW period, and its HIGH period determined by the one with the shortest clock HIGH period. A master may start a transfer only if the bus is free. Two or more masters may generate a START condition.

Arbitration takes place on the SDAn line, while the SCLn line is at the HIGH level, in such a way that a master that transmits a HIGH level, while another master that transmits a LOW level, will switch off its DATA output state because the level on the bus does not correspond to its own level.

Arbitration continues for many bits until a winning master gets the ownership of I2C bus. Its first stage is comparison of the address bits.

Figure 93. Clock Synchronization during Arbitration Procedure (n = 0)

18.5 I2C operation

The I2C is byte-oriented and interrupt-based. Interrupts are issued after all bus events except for the transmission of a START condition. Since I2C is interrupt based, the application software is free to carry on with other operations during an I2C byte transfer.

Note that when an I2C interrupt is generated, I2CnIFLAG flag in I2Cn_CR register is set, and it is cleared when all interrupt source bits in the I2Cn ST register are cleared to '0'. When I2C interrupt occurs, the SCLn line is held at LOW until all interrupt source bits in I2Cn ST register are cleared to '0'. When the I2CnIFLAG flag is set, the I2Cn_ST contains a value indicating the current state of the I2C bus. According to the value in I2Cn_ST, software can decide what to do next.

I2C can operate in 4 modes: master/slave, transmitter/receiver. The operating mode is configured by a winning master.

A more detailed explanation follows below. $(n = 0)$

18.5.1 Master transmitter

To operate I2C as a master transmitter, follow the recommended steps below.

- 1. Enable I2C by setting I2CnEN bit in I2Cn_CR. This provides main clock to the peripheral.
- 2. Load SLA+W into the I2Cn DR, where SLA is the address of slave device and W is the transfer direction from the viewpoint of master. For master transmitter, W is '0'. Note that I2Cn_DR is used for both address and data.
- 3. Configure baud rate by writing desired value to both I2Cn SCLR and I2Cn SCHR for the Low and High period of SCLn line.
- 4. Configure the I2Cn SDHR to decide when SDAn changes value from falling edge of SCLn. If SDA should change in the middle of SCLn LOW period, load half the value of I2Cn_SCLR to the I2Cn_SDHR.
- 5. Set the STARTCn bit in I2Cn_CR. This transmits a START condition. Also, configure how to handle interrupt and ACK signal. When the STARTCn bit is set, 8-bit data in I2Cn DR is transmitted out according to the baud-rate.
- 6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9th high period of SCLn. If the master gains bus mastership, I2C generates GCALL interrupt regardless of receiving ACK from the slave device. When I2C loses bus mastership during arbitration process, the MLOSTn bit in I2Cn ST is set, and I2C waits in idle state or can be operated as an addressed slave.

To operate as a slave when the MLOSTn bit in I2Cn_ST is set, the ACKnEN bit in I2Cn_CR must be set and the received 7-bit address must match the SLAn bits in I2Cn_SAR1/2. In this case, I2C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I2C holds the SCLn LOW. The reason for this is to decide whether I2C should continue serial transfer or stop communication. The following steps continue, assuming that I2C does not lose mastership during the first data transfer.

I2C (Master) can choose one of the following cases regardless of receiving ACK signal from slave.

- A. Master receives ACK signal from slave, so continues data transfer since slave can receive more data from master. In this case, load data to transmit to I2Cn_DR.
- B. Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOPC bit in I2Cn_CR.
- C. Master transmits repeated START condition without checking ACK signal. In this case, load SLA+R/W into the I2Cn_DR and set STARTCn bit in I2Cn_CR.

After doing any of the actions above, clear all interrupt source bits in I2Cn ST to '0' to release SCLn line. In case of A, move to step 7. In case of B, move to step 9 to handle STOP interrupt. In case of C, move to step 6 after transmitting the data in I2Cn, DR, and if transfer direction bit is '1', go to master receiver section.

- 7. 1-Byte of data is transmitted. During data transfer, bus arbitration continues.
- 8. This is ACK signal processing stage for data packet transmitted by master. I2C holds the SCLn LOW. When I2C loses bus mastership while transmitting data to arbitrate other masters, the MLOSTn bit in I2Cn ST is set. If then, I2C waits in idle state. When the data in I2Cn DR is transmitted completely, I2C generates TENDn interrupt.

I2C can choose one of the following cases regardless of receiving ACK signal from slave.

- A. Master receives ACK signal from slave, so continues data transfer since slave can receive more data from master. In this case, load data to transmit to I2Cn_DR.
- B. Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOPCn bit in I2Cn_CR.
- C. Master transmits repeated START condition without checking ACK signal. In this case, load SLA+R/W into the I2Cn_DR and set the STARTCn bit in I2Cn_CR.

After doing any of the actions above, clear all interrupt source bits in I2Cn ST to '0' to release SCL line. In case of A, move to step 7. In case of B, move to step 9 to handle STOP interrupt. In case of C, move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '1', go to master receiver section.

9. This is the final step for master transmitter function of I2C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2Cn_ST, write "0xff" to I2Cn_ST. After this, I2C enters idle state.

18.5.2 Master receiver

To operate I2C in master receiver, follow the recommended steps below.

- 1. Enable I2C by setting I2CnEN bit in I2Cn_CR. This provides main clock to the peripheral.
- 2. Load SLA+R into the I2Cn_DR, where SLA is address of slave device and R is transfer direction from the viewpoint of the master. For master receiver, R is '1'. Note that I2Cn_DR is used for both address and data.
- 3. Configure baud rate by writing desired value to both I2Cn SCLR and I2Cn SCHR for the Low and High period of SCLn line.
- 4. Configure the I2Cn_SDHR to decide when SDAn changes value from falling edge of SCLn. If SDAn should change in the middle of SCLn LOW period, load half the value of I2Cn_SCLR to the I2Cn_SDHR.
- 5. Set the STARTCn bit in I2Cn_CR. This transmits a START condition. Also, configure how to handle interrupt and ACK signal. When the STARTCn bit is set, 8-bit data in I2Cn DR is transmitted out according to the baud-rate.
- 6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9th high period of SCLn. If the master gains bus mastership, I2C generates GCALL interrupt regardless of receiving ACK from the slave device. When I2C loses bus mastership during arbitration process, the MLOSTn bit in I2Cn ST is set, and I2C waits in idle state or can be operated as an addressed slave.

To operate as a slave when the MLOSTn bit in I2Cn_ST is set, the ACKnEN bit in I2Cn_CR must be set, and the received 7-bit address must equal to the SLAn bits in I2Cn SAR1/2. In this case, I2C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I2C holds the SCLn LOW. The reason for this is to decide whether I2C should continue serial transfer or stop communication. The following steps continue, assuming that I2C does not lose mastership during the first data transfer.

I2C (Master) can choose one of the following cases according to the reception of ACK signal from slave.

- A. Master receives ACK signal from slave, so continues data transfer since slave can prepare and transmit more data to master. Configure ACKnEN bit in I2Cn_CR to decide whether I2C should Acknowledges the next data to be received or not.
- B. Master stops data transfer since it receives no ACK signal from slave. In this case, set the STOPCn bit in I2Cn_CR.
- C. Master transmits repeated START condition due to lack of ACK signal from slave. In this case, load SLA+R/W into the I2Cn_DR and set STARTCn bit in I2Cn_CR.

After doing any of the actions above, clear all interrupt source bits in I2Cn ST to '0' to release SCLn line. In case of A, move to step 7. In case of B, move to step 9 to handle STOP interrupt. In case of C, move to step 6 after transmitting the data in I2Cn_DR, and if transfer direction bit is '0', go to master transmitter section.

- 7. 1-Byte of data is received.
- 8. This is ACK signal processing stage for data packet transmitted by slave. I2C holds the SCLn LOW. When 1-Byte of data is received completely, I2C generates TENDn interrupt.

I2C can choose one of the following cases according to the RXACKn flag in I2Cn ST.

- A. Master continues receiving data from slave. To do this, set ACKnEN bit in I2Cn_CR to acknowledge the next data to be received.
- B. Master wants to terminate data transfer when it receives next data by not generating ACK signal. This can be done by clearing ACKnEN bit in I2Cn CR.
- C. Since no ACK signal is detected, master terminates data transfer. In this case, set the STOPCn bit in I2Cn_CR.
- D. No ACK signal is detected, and master transmits repeated START condition. In this case, load SLA+R/W into the I2Cn_DR and set the STARTCn bit in I2Cn_CR.

After doing any of the actions above, clear all interrupt source bits in I2Cn ST to '0' to release SCLn line. In case of A and B, move to step 7. In case of C, move to step 9 to handle STOP interrupt. In case of D, move to step 6 after transmitting the data in I2Cn_DR, and if transfer direction bit is '0', go to master transmitter section.

9. This is the final step for master receiver function of I2C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2Cn_ST, write "0xff" value to I2Cn_ST. After this, I2C enters idle state.

18.5.3 Slave transmitter

To operate I2C in slave transmitter, follow the recommended steps below.

- If the operating clock (HCLK) of the system is slower than that of SCLn, load value 0x00 into I2Cn_SDHR to make SDAn change within one system clock period from the falling edge of SCLn. Note that the hold time of SDAn is calculated by SDAH x period of HCLK where SDAH is multiple of number of HCLK coming from I2Cn SDHR. When the hold time of SDAn is longer than the period of HCLK, I2C (slave) cannot transmit serial data properly.
- 2. Enable I2C by setting I2CnIEN bit and I2CnEN bit in I2Cn CR. This provides main clock to the peripheral.
- 3. When a START condition is detected, I2C receives one byte of data and compares it with SLAn bits in I2Cn SAR1/2. If the GCALLnEN bit in I2Cn SAR1/2 is enabled, I2C compares the received data with value 0x00, the general call address.
- 4. If the received address does not match SLAn bits in I2CnSAR, I2C enters idle state, i.e., waits for another START condition. Otherwise, if the address equals to SLAn bits and the ACKnEN bit is enabled, I2C generates SSELn interrupt and the SCLn line is held LOW. Note that even if the address matches SLAn bits, when the ACKnEN bit is disabled, I2C enters idle state. When SSELn interrupt occurs, load transmit data to I2Cn DR and clear all interrupt source bits in I2Cn_ST to '0' to release SCLn line.
- 5. 1-Byte of data is transmitted.
- 6. In this step, I2C generates TENDn interrupt and holds the SCLn line LOW regardless of receiving ACK signal from master. Slave can select one of the following cases.
	- A. No ACK signal is detected and I2C waits STOP or repeated START condition.
	- B. ACK signal from master is detected. Load data to transmit into I2Cn_DR.

After doing any of the actions above, clear all interrupt source bits in I2Cn ST to '0' to release SCLn line. In case of A, move to step 7 to terminate communication. In case of B, move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

7. This is the final step for slave transmitter function of I2C, handling STOP interrupt. The STOPCn bit indicates that data transfer between master and slave is over. To clear I2Cn_ST, write "0xff" to I2Cn ST. After this, I2C enters idle state.

18.5.4 Slave receiver

To operate I2C in slave receiver, follow the recommended steps below.

- If the operating clock (HCLK) of the system is slower than that of SCLn, load value 0x00 into I2Cn_SDHR to make SDAn change within one system clock period from the falling edge of SCLn. Note that the hold time of SDAn is calculated by SDAH x period of HCLK where SDAH is multiple of number of HCLK coming from I2Cn SDHR. When the hold time of SDAn is longer than the period of HCLK, I2C (slave) cannot transmit serial data properly.
- 2. Enable I2C by setting I2CnIEN bit in I2Cn CR. This provides main clock to the peripheral.
- 3. When a START condition is detected, I2C receives one byte of data and compares it with SLA bits in I2CSAR. If the GCALLnEN bit in I2Cn_SAR1/2 is enabled, I2C compares the received data with value 0x00, the general call address.
- 4. If the received address does not match SLAn bits in I2Cn_SAR1/2, I2C enters idle state i.e., waits for another START condition. Otherwise, if the address match SLAn bits and the ACKnEN bit is enabled, I2C generates SSELn interrupt and the SCLn line is held LOW. Note that even if the address equals to SLA bits, when the ACKnEN bit is disabled, I2C enters idle state. When SSELn interrupt occurs and I2C is ready to receive data, clear all interrupt source bits in I2Cn_ST to '0' to release SCLn line.
- 5. 1-Byte of data is received.
- 6. In this step, I2C generates TENDn interrupt and holds the SCLn line LOW regardless of receiving ACK signal from master. Slave can select one of the following cases.
	- A. No ACK signal is detected (ACKnEN=0) and I2C waits STOP or repeated START condition.
	- B. ACK signal is detected (ACKnEN=1) and I2C can continue to receive data from master.

After doing any of the actions above, clear all interrupt source bits in I2Cn ST to '0' to release SCLn line. In case of A, move to step 7 to terminate communication. In case of B, move to step 5. In either case, a repeated START condition can be detected. For that case, move to step 4.

7. This is the final step for slave receiver function of I2C, handling STOP interrupt. The STOPCn bit indicates that data transfer between master and slave is over. To clear I2Cn ST, write "0xff" to I2Cn_ST. After this, I2C enters idle state.

19 SPI 1 interface

SPI interface enables synchronous serial data transfer between external serial devices. It allows fullduplex communication using 4-wires (MOSIn, MISOn, SCKn, SSn).

It supports master and slave modes, and selects serial clock (SCKn) polarity. In addition, for the data transmission, it selects whether to transfer LSB first or MSB first.

The SPI 1 of the A31L22x series features the followings:

- Master and slave modes supported
- Clock polarity selection
- Up to 16MHz data transmission
- Exchangeable MOSIn and MISOn functions

19.1 SPI 1 block diagram

[Figure 95](#page-288-0) shows a block diagram of the SPI block.

2. Interrupts of the SPIn occur only when one byte transmission/reception finishes. So, the status (SPInMS and SSnHIGH) bits should be checked by s/w.

19.2 Pin description for SPI 1

IBOV SEMICONDUCTOR

19.3 Registers

Base address and register map of the SPI 1 are shown in [Table 80](#page-290-0) and [Table 81.](#page-290-1)

Table 80. Base Address of SPI Interface

Table 81. SPI Register Map (n = 1)

19.3.1 SPIn_CR: SPIn control register

SPI module should be configured properly before running.

SPIn_CR register is 32-bit size and accessible in 32/16/8-bit. (n = 1)

SPI1_CR=0x4000_5880

1 1 1 Setup (Falling) 5ample (Rising)

19.3.2 SPIn_SR: SPIn status register

SPIn_SR register is 32-bit size and accessible in 32/16/8-bit. (n = 1)

SPI1_SR=0x4000_5884

19.3.3 SPIn_RDR: SPIn receive data register

SPIn_RDR register is 32-bit size and accessible in 32/16/8-bit. (n = 1)

0

19.3.4 SPIn_TDR: SPIn transmit data register

SPIn_TDR register is 32-bit size and accessible in 32/16/8-bit. (n = 1)

SPI1_TDR=0x4000_588C

SPI1_PREDR=0x4000_5890

7 0 TDATA SPIn Transmit Data. When it is written a byte to this data register, the SPIn will start. **NOTE**: The data to be transmitted should be written after all control registers are set.

19.3.5 SPIn_PREDR: SPIn prescaler data register

SPIn_PREDR register is 32-bit size and accessible in 32/16/8-bit. (n = 1)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **Reserved PRED 0x000000 0x3FF** – **RW**

19.4 Functional description

When SPIn block is enabled (SPInEN = '1'), the slave select (SSn) pin becomes active LOW input in slave mode operation if SSnEN bit is set to '1'. The SSn function is not automatically controlled in master mode operation even if SSnEN bit is set to '1'. (n = 1)

19.4.1 SPI clock formats and timing

To accommodate a wide variety of synchronous serial peripherals from different manufacturers, the SPIn has a clock polarity bit (CPOLn) and a clock phase control bit (CPHAn) to select one of four clock formats for data transfers. CPOLn selectively inserts an inverter in series with the clock. CPHAn chooses between two different clock phase relationships between the clock and data.

[Table 82](#page-294-0) shows the four combinations of CPOLn and CPHAn for SPIn. (n = 1)

Figure 96. SPIn Clock Formats when CPHAn=0 (n = 1)

When CPHAn=0, the slave begins to drive its MISOn output with the first data bit value when SSn goes to active low. The first SCKn edge causes both the master and the slave to sample the data bit value on their MISOn and MOSIn inputs, respectively. At the second SCKn edge, the SPIn shifts the second data bit value out to the MOSIn and MISOn outputs of the master and slave, respectively. ($n = 1$)

Figure 97. SPIn Clock Formats when CPHAn=1 (n = 1)

When CPHAn=1, the slave begins to drive its MISOn output when SSn goes active low, but the data is not defined until the first SCKn edge.

The first SCKn edge shifts the first bit of data from the shifter onto the MOSIn output of the master and the MISOn output of the slave. The next SCKn edge causes both the master and slave to sample the data bit value on their MISOn and MOSIn inputs, respectively. At the third SCKn edge, the USART shifts the second data bit value out to the MOSIn and MISOn output of the master and slave respectively.

When CPHAn=1, the slave's SSn input is not required to go to its inactive high level between transfers.

20 Cyclic Redundancy Check (CRC) and checksum

Cyclic Redundancy Check (CRC) generator is used to obtain 8/16/32-bit CRC code of Flash ROM and any data stream.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of functional safety standards, they offer means of verifying Flash memory's integrity.

The CRC generator helps computing the signature of the software during runtime, comparing with a reference signature.

A CRC generator of the A31L22x series has following features:

- Auto CRC and User CRC Mode
- Supports CRC-CCITT $(G_1(x) = x^{16} + x^{12} + x^5 + 1)$
- Supports CRC-16 $(G_2(x) = x^{16} + x^{15} + x^2 + 1)$
- Supports CRC-8 $(G_3(x) = x^8 + x^2 + x + 1)$
- Supports CRC-32 $(G_4(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x^3$ + 1)
- CRC and Checksum mode
- CRC/Checksum Start Address Auto Increment (User mode only)

20.1 CRC and checksum block diagram

[Figure 98](#page-297-0) shows a block diagram of the CRC and checksum interface block.

20.2 Registers

Base address and register map of the CRC and checksum block are shown in [Table 83](#page-298-0) an[d Table 84.](#page-298-1)

20.2.1 CRC_CR: CRC control register

CRC_CR register is 32-bit size and accessible in 32/16/8-bit.

CRCRUN==1.

- 4. On the user mode with SARINC==0, the block is finished by writing '0' to the CRCRUN bit.
	- 5. It is prohibited writing any data to the CRC_IN register during CRCRUN==0.
	- 6. The checksum is calculated by a selected input data size unit.
		- $-$ Ex1) On 8-bit size, CRC_RLT = 8-bit byte + 8-bit byte + 8-bit byte + -----.
		- $-$ Ex2) On 16-bit size, CRC_RLT = 16-bit word + 16-bit word + 16-bit word + -----.
		- Ex3) On 32-bit size, CRC_RLT = 32-bit word + 32-bit word + 32-bit word + -----.
- 7. The 5 "NOP Instruction" should follow immediately after CRCRUN bit is set to '1'.

20.2.2 CRC_IN: CRC input data register

CRC_IN register is 32-bit size.

20.2.3 CRC_RLT: CRC result data register

0

CRC_RLT register is 32-bit size and accessible in 32/16/8-bit.

20.2.4 CRC_INIT: CRC initial data register

CRC_INIT register is 32-bit size and accessible in 32/16/8-bit.

31 0 INIDATA CRC Initial Data.

20.2.5 CRC_SADR: CRC start address register

CRC_SADR register is 32-bit size and accessible in 32/16/8-bit.

20.2.6 CRC_EADR: CRC end address register

CRC_EADR register is 32-bit size and accessible in 32/16/8-bit.

ES:
1.

The LSB-1bit of the end address should be "0b" on the 16-bits input data size.

2. The LSB-2bits of the end address should be "00b" on the 32-bits input data size.

20.3 Functional description

20.3.1 CRC polynomial structure

20.3.2 The CRC operation procedure in auto CRC/checksum mode

- 1. CRC/Checksum Clock Enable
- 2. Set CRC start address register. (CRC_SADR)
- 3. Set CRC end address register. (CRC_EADR)
- 4. Set CRC initial data register. (CRC_INIT)
- 5. Global interrupt Disable.
- 6. Select CRC(HCLK) Clock. (HCLK should be less than or equal to 20MHz during CRC/Checksum auto mode)
- 7. Select Auto CRC/Checksum Mode and CRC.
- 8. CRC operation starts. (CRCRUN = 1)
- 9. Read the CRC result.
- 10. Global interrupt Enable.

20.3.3 The CRC operation procedure in user CRC/checksum mode

- 1. CRC/Checksum Clock Enable
- 2. Set CRC start address register. (CRC_SADR)
- 3. Set CRC end address register. (CRC_EADR)
- 4. Set CRC initial data register. (CRC_INIT)
- 5. Select User CRC/Checksum Mode and CRC
- 6. CRC operation starts. (CRCRUN = 1)
- 7. Input CRC Data at CRC_IN.
- 8. Check CRC is finished on Start Address Auto Increment or Compare Start address and End address in order to check CRC end point.
- 9. Repeat 8 and 9 until CRC end point.
- 10. CRC Stop and read CRC result.

21 Temperature Sensor (TS)

The Temperature Sensor (TS) is a ring-oscillator type and can be used to measure the junction temperature of the device. The nominal frequency at 30℃ is about 1.1MHz and it varies from 0.7MHz to 1.45MHz as the temperature changes from -20℃ to +105℃.

The TS of the A31L22x series has following features:

- -20℃ to +105℃ wide range of operating temperature
- A down counter at 16-bit intervals to count the frequency of the TS
- A 24-bit data register to store the count value of the temperature sensor frequency

21.1 TS block diagram

[Figure 100](#page-306-0) shows a block diagram of the temperature sensor block.

Figure 100. TS Block Diagram

21.2 Registers

Base address and register map of the temperature sensor block are shown in [Table 85](#page-307-0) and [Table 86.](#page-307-1)

21.2.1 TS_CR: Temperature Sensor control register

TS_CR register is 32-bit size and accessible in 32/16/8-bit.

TS_CR=0x4000_5F80

21.2.2 TS_IDR: Temperature Sensor interval data register

TS_IDR register is 32-bit size and accessible in 32/16/8-bit.

15 0 IDATA Temperature Sensor Interval Data bits.

21.2.3 TS_ICNTR: Temperature Sensor interval counter register

TS_ICNTR register is 32-bit size and accessible in 32/16/8-bit.

TS_ICNTR=0x4000_5F88

15 0 ICNT Temperature Sensor Interval Counter bits.

21.2.4 TS_OUTDR: Temperature Sensor output data register

TS_OUTDR register is 32-bit size and accessible in 32/16/8-bit.

23 0 OUTDATA Temperature Sensor Output Data bits.

21.3 Functional description

21.3.1 Ring-oscillator of Temperature Sensor

The ring-oscillator of the TS needs a maximum stabilization time of about 500usec. Its frequency ranges from about 0.7MHz to 1.45MHz depending on temperature. The frequency variation is about 3.2kHz per Celsius degree and its frequency is directly proportional to temperature.

21.3.2 Frequency counting

The frequency of the TS can be measured indirectly by using the system clock. The TS block provides the 16-bit interval data and 24-bit output data registers to count the number of temperature sensor clocks during a specific period.

The 16-bit interval data register, TS_IDR, sets the measurement period.

[Figure 101](#page-310-0) shows temperature sensor timing diagram.

Figure 101. Temperature Sensor Timing Diagram

21.3.3 Temperature calculation

The Configure Option Page 0 provides the frequency values of the TS measured by the manufacturer at 30[℃], 85[℃] and 105[℃], respectively.

[Table 87](#page-311-0) shows the corresponding registers in the Configure Option Page 0.

The temperature can be calculated using the formula below:

$$
Temperature = \frac{F(T) - F(30)}{\Delta F} + 30 [^{\circ}C]
$$

Where,

$$
\Delta F = \frac{F(T2) - F(T1)}{T2 - T1}
$$

T1 = 30℃, T2 = 85℃(Commercial grade) or 105℃(Industrial grade)

F(T1) [kHz] is the temperature sensor output frequency acquired at 30℃

F(T2) [kHz] is the temperature sensor output frequency acquired at 85℃(Commercial grade) or 105℃(Industrial grade)

F(T) [kHz] is the temperature sensor output frequency acquired at an arbitrary temperature.

Example

- TS FREQ T30 of Configure Option Page $0 = 1,051,000$ (1,051 kHz)
- TS_FREQ_T105 of Configure Option Page 0 = 1,298,000 (1,298 kHz)
- If the acquired frequency at arbitrary temperature is about 1,159,580 (1,159 kHz)
- \triangle △F = (1,298 1051)/(105 30) = 247/75 = 3.3 [kHz]
- Measured temperature = (1,159.580 1051)/3.3 + 30 = +32.9 +30 ≈ +62.9 [℃]
- Therefore, the result is about +62.9℃.

22 Electrical characteristics

Unless otherwise specified, test conditions for DC characteristics are as shown in the followings:

- $T_A = -40 °C$ to $+85 °C$ (Commercial grade) or $T_A = -40 °C$ to $+ 105 °C$ (Industrial grade)
- $VDD = 1.71V$ to $3.6V$
- **NOTE**: Refer to **Figure 122. A31L22x [Series Numbering Nomenclature](#page-338-0)** for device part number by Commercial and Industrial grade.

22.1 Absolute maximum ratings

Absolute maximum ratings are limiting values of operating and environmental conditions, which should not be exceeded under the worst possible conditions.

Table 88. Absolute Maximum Ratings

22.2 Recommended operating conditions

22.3 ADC characteristics Table 90. ADC Characteristics

NOTES:

1. Zero offset error is a difference between 0x000 and the converted output for zero input voltage (VSS).

2. Full scale error is a difference between 0xFFF and the converted output for top input voltage (VDD).

22.4 Power-on Reset characteristics

Table 91. Power-on Reset Characteristics

22.5 Comparator characteristics

Table 92. Comparator Characteristics

22.6 Temperature Sensor characteristics

NOTES:

- 1. Temperature = $\{ (F(T) F(30)) \div \triangle F \} + 30$ [°C], Where: T1 = 30°C, T2 = 85°C(Commercial grade) or 105℃(Industrial grade)
- 2. F(T1) [kHz] is the temperature sensor output frequency acquired at 30℃.
- 3. F(T2) [kHz] is the temperature sensor output frequency acquired at 85℃(Commercial grade) or 105℃(Industrial grade).
- 4. F(T) [kHz] is the temperature sensor output frequency acquired at an arbitrary temperature.

22.7 Low Voltage Reset/Indicator characteristics

Table 94. Low Voltage Reset/Indicator Characteristics

22.8 High frequency internal RC oscillator characteristics

22.9 Internal Watchdog Timer RC oscillator characteristics

Table 96. Internal Watchdog Timer RC Oscillator Characteristics

22.10 Timer 60 RC oscillator characteristics

Table 97. Timer 60 RC Oscillator Characteristics

22.11 DC electrical characteristics

22.12 Supply current characteristics

NOTES:

1. Where the f_{XIN} is an external main oscillator, the f_{SUB} is an external sub oscillator (ISET_I[2:0] = 0x5), and the f_{HIRC} is a high frequency internal RC oscillator.

2. All supply current items don't include the current of WDTRC oscillator and a peripheral block except when explicitly mentioned. However, it does include the current of the power-on reset (POR) block.

Figure 102. IDD4 (SLEEP mode, fSUB = 32.768 kHz) at VDD = 3V

Figure 104. IDD5 (DEEP SLEEP mode 0, RTCC/fSUB Off) at VDD = 3V

Figure 105. IDD5 (DEEP SLEEP mode 0, RTCC/fSUB On) at VDD = 3V

Figure 106. IDD7 (DEEP SLEEP mode 2) at VDD = 3V

22.13 AC characteristics

Table 100. AC Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
RESETB input low width	t _{RST}	$VDD = 3 V$	20			μs
Interrupt input high, low width	tiwh, tiwl	All interrupts, $VDD = 3 V$	50			ns
External counter input	t _{ECWH} ,	$VDD = 3 V$				1/f _{PCLK}
high, low pulse width	t _{ECWL}	All external counter input				
External counter	trec, trec	ECn, $VDD = 3 V$			10	ns
transition time		All external counter input				
I/O frequency	f _{IO1}	$VDD = 3.0V$, $C_L = 30pF$,			10	MHz
		All except f _{lO2}				
	f _{IO2}	$VDD = 2.7V$, $C_L = 30pF$,			16	
		SPI pins				

Figure 107. AC Timing

22.14 SPI characteristics

Figure 108. SPI Timing

22.15 I2C characteristics

22.16 UART timing characteristics

Table 103. UART Timing Characteristics (PCLK=32MHz)

Figure 110. UART Timing Characteristics

Figure 111. Timing Waveform of UART Module

22.17 Data retention voltage in DEEP SLEEP mode 0

Table 104. Data Retention Voltage in DEEP SLEEP mode 0

22.18 Internal Flash memory characteristics

Table 105. Internal Flash Memory Characteristics

22.19 Input/output capacitance

Table 106. Input/Output Capacitance

22.20 Main oscillator characteristics

Table 107. Main Oscillator Characteristics

Figure 112. Crystal/Ceramic Oscillator

Figure 113. External Clock

22.21 Sub-oscillator characteristics

22.22 Main oscillation stabilization time

Table 109. Main Oscillation Stabilization Time

Figure 115. Clock Timing Measurement at XIN

22.23 Sub-oscillation stabilization time

22.24 Operating voltage range

Figure 116. Operating Voltage Range

22.25 Recommended circuit and layout

Figure 118. Recommended Circuit and Layout with SMPS Power

23 Package information

23.1 20 TSSOP package information

23.2 20 QFN package information

Figure 120. 20 QFN Package Outline

23.3 16 TSSOP package information

24 Ordering information

Table 111. A31L22x Series Ordering Information

* For available options or further information on the devices marked with "*", please contact [the ABOV sales office.](#page-344-0)

Figure 122. A31L22x Series Numbering Nomenclature

25 Development tools

This chapter introduces various development tools for the A31L22x series. ABOV offers software tools, debuggers, and programmers to help users in generating right results to match target applications. ABOV supports the entire development ecosystem for the customers.

25.1 Compiler

ABOV semiconductor does not provide any compiler for the A31L22x series. However, since the A31L22x series has the ARM's high-speed 32-bit Cortex-M0+ Core as a CPU, users can use all kinds of third party's standard compiler such as Keil C Compiler.

These compilers' output debug information can be integrated with our A-Link and A-Link Pro. For more information regarding the A-Link and A-Link Pro, please visit ABOV website [www.abovsemi.com](http://www.abovsemi.co/).

25.2 Debugger

The A-Link and A-Link Pro support ABOV Semiconductor's A31L22x MCU emulation in SWD Interface. The A-Link and A-Link Pro use two wires interfacing between PC and MCU, which is attached to user's system. The A-Link and A-Link Pro can read or change the value of MCU's internal memory and I/O peripherals. In addition, the A-Link and A-Link Pro control MCU's internal debugging logic. This means A-Link and A-Link Pro control emulation, step run, monitoring and many more functions regarding debugging.

The A-Link and A-Link Pro run underneath MS operating system such as MS-Windows NT/2000/XP/Vista/7/8/8.1/10 (32-bit, 64-bit).

Programming information using the A-Link and A-Link Pro are provided in [Figure 123.](#page-340-0) More detailed information about the A-Link and A-Link Pro, please visit our website [www.abovsemi.com](http://www.abovsemi.co/) and download the debugger S/W and documents.

Figure 123. A-Link and Pin Descriptions

25.3 Programmer

25.3.1 E-PGM+

E-PGM+ is a single programmer, and allows a user to program on the device directly.

- ABOV devices supported
- 2 to 5 times faster than S-PGM+
- Main controller: 32-bit MCU @ 72MHz
- Buffer memory: 1MB

Figure 124. E-PGM+ (Single Writer) and Pin Descriptions

25.3.2 Gang programmer

E-Gang4 and E-Gang6 allows a user to program on multiple devices at a time. They run not only in PC controlled mode but also in standalone mode without PC control. USB interface is available and it is easy to connect to the handler.

Figure 125. E-Gang4 and E-Gang6 (for Mass Production)

25.4 SWD debug mode and E-PGM+ connection

Connections for SWD debugger interface or E-PGM+ is described in [Figure 126.](#page-342-0)

Figure 126. Connection between A31L22x Series and E-PGM+ using SWD Debugger Interface

Revision history

Korea

Regional Office, Seoul **HQ**, Ochang
 R&D, Marketing & Sales **H&D**, QA, an 8th Fl., 330, Yeongdong-daero, Gangnam-gu, Seoul, 06177, Korea

Tel: +82-2-2193-2200 Fax: +82-2-508-6903 [www.abovsemi.com](http://www.abov.co.kr/)

Domestic Sales Manager Global Sales Manager China Sales Manager Tel: +82-2-2193-2206 Fax: +82-2-508-6903 Email[: sales_kr@abov.co.kr](mailto:sales_kr@abov.co.kr)

R&D, QA, and Test Center 93, Gangni 1-gil, Ochang-eup, Cheongwon-gun, Chungcheongbuk-do, 28126, Korea Tel: +82-43-219-5200

Fax: +82-43-217-3534 [www.abovsemi.com](http://www.abov.co.kr/)

Tel: +82-2-2193-2281 Fax: +82-2-508-6903 Email[: sales_gl@abov.co.kr](mailto:sales_gl@abov.co.kr)

Tel: +86-755-8287-2205 Fax: +86-755-8287-2204 Email: sales_cn@abov.co.kr

ABOV Disclaimer IMPORTANT NOTICE – PLEASE READ CAREFULLY

ABOV Semiconductor ("ABOV") reserves the right to make changes, corrections, enhancements, modifications, and improvements to ABOV products and/or to this document at any time without notice. ABOV does not give warranties as to the accuracy or completeness of the information included herein. Purchasers should obtain the latest relevant information of ABOV products before placing orders. Purchasers are entirely responsible for the choice, selection, and use of ABOV products and ABOV assumes no liability for application assistance or the design of purchasers' products. No license, express or implied, to any intellectual property rights is granted by ABOV herein. ABOV disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of ABOV products in such unauthorized applications. ABOV and the ABOV logo are trademarks of ABOV. All other product or service names are the property of their respective owners. Information in this document supersedes and replaces the information previously supplied in any former versions of this document.

© 2021 ABOV Semiconductor – All rights reserved

