ABOV SEMICONDUCTOR 8-BIT SINGLE-CHIP MICROCONTROLLERS

HMS81C2232/2248 HMS81C2332/2348 MC80C2232/2248/2260 MC80C2332/2348

User's Manual (Ver. 2.03)

Additional information of this manual may be served by ABOV semiconductor offices in Korea or Distributors and Representatives.

ABOV semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, ABOV semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

REVISION HISTORY

VERSION 2.03 (OCT. 2011) This Book

Logo is changed.

The parameter name of "VFD Output Current" is changed to " FIP Output Current" in ["7.4 DC Electrical Characteristics" on page 23.](#page-28-0) FIP leakage Current (I_{FL1} , I_{FL2}) is added in ["7.4 DC Electrical Characteristics" on page 23.](#page-28-0)

VERSION 2.02 (NOV. 2008)

Added the MC80C2232/2248/2260 and MC80C2332/2348 built-in ESD immunity circuit and better quality. Eliminated the 80MQFP(14X14) package for HMS81C2232/48 and HMS87C2232/48. Fixed some errata.

VERSION 2.01 (NOV. 2007)

The micorocontroller division was transferred to ABOV Semiconductor Co., Ltd..

The company name, MagnaChip Semiconductor Inc. changed to ABOV Semiconductor Co., Ltd..

Figure 19-1 Block Diagram of FIP Controller/Driver was drawn in detail.

VERSION 2.00 (SEP. 2004)

The company name, Hynix Semiconductor Inc. changed to MagnaChip.

VERSION 1.01 (APR. 2004)

Fixed some errata.

Table of Contents

[Timing Diagram of EPROM Mode120](#page-125-0) [AC/DC Requirements for Program/Read Mod](#page-128-0) 123

[Instruction Set ...iii](#page-133-0)

[B. MASK ORDER SHEET\(HMS81C2232/2248\) ... x](#page-140-0)

- **[C. MASK ORDER SHEET\(HMS81C2332/2348\) . xii](#page-142-0)**
- **[D. MASK ORDER SHEET\(MC80C2232/2248/2260\)](#page-144-0) xiv**
- **E. [MASK ORDER SHEET\(MC80C2332/2348\) ... xvi](#page-146-0)**

HMS81C2232/2248/2332/2348 MC80C2232/2248/2260/2332/2348

CMOS Single-Chip 8-Bit Microcontroller with VFD Controller & VFD Driver

1. OVERVIEW

1.1 Description

The HMS81C2232/48 and MC80C2232/48/60 are advanced CMOS 8-bit microcontroller with 32/48/60K bytes of ROM(OTP:EPROM). This is a powerful micro-controller which provides a highly flexible and cost effective solution to many VFD applications. This provides the following standard features: 32K/48K bytes of ROM(EPROM), 896 bytes of RAM, 8-bit timer/counter, 8-bit A/D converter, 7-bit Watch dog Timer, Programmable Buzzer Driving Port, Serial Peripheral Interface, 8-bit remote control timer, on-chip oscillator and clock circuitry. It also comes with high voltage I/O pins that can directly drive a VFD(Vacuum Fluorescent Display). In addition, the HMS81C2232/48 and MC80C2232/48/60 support power saving modes to reduce power consumption.

1.2 HMS81C2232/48 and MC80C2232/48/60 Features

- **32K/48K/60K bytes ROM(OTP:EPROM)**
- **896 Bytes of On-Chip Data RAM (Including STACK Area)**
- **112 Bytes of On-Chip Display RAM**
- **Minimum Instruction Execution time: - 1uS at 4MHz (2cycle NOP Instruction) - 0.4uS at 10MHz (2cycle NOP Instruction)**
- **One 8-bit Basic Interval Timer**
- **One 8 bit Remote Timer**
- **One 7-bit Watch Dog Timer**
- **Two 8-bit Timer/Counters**
- **10-bit High Speed PWM Output**
- **Two 8-bit Serial Peripheral Interface - SIO1, SIO3**
- **Two External Interrupt Ports**
- **One Programmable 6-bit Buzzer Driving Port**
- **53 FIP Ports - 40EA Output only pins**
	- **High-voltage pins Max. -40V**
- **Operating Temperature -40°C ~ 85°C**
- **13 Interrupt Sources**
	- **Two External Sources (INTP0, INTP1)**
	- **Two Timer/Counter Sources (Timer0, Timer1)**
	- **Three Remote Timer Sources(FE,RE,OVF)**
	- **Two SPI Sources(SIO1, SIO3)**
	- **Three Functional Sources (ADC,WDT,BIT)**
	- **One Keyscan Source(KS)**
- **7-Channel 8-bit On-Chip AD Converter**
- **Oscillator:**
- **Crystal**
- **Ceramic Resonator**
- **Low Power Dissipation Modes**
	- **STOP Mode**
	- **SLEEP Mode**
- **Operating Voltage: 2.7V ~ 5.5V (@8MHz) 4.5V ~ 5.5V (@10MHz)**
- **Operating Frequency: 1MHz ~ 10MHz**
- **Enhanced EMS Improvement Power Fail Processor(Noise Immunity Circuit)**

1.3 HMS81C2332/48 and MC80C2332/48 Features

- **32K/48K bytes ROM(EPROM)**
- **896 Bytes of On-Chip Data RAM (Including STACK Area)**
- **112 Bytes of On-Chip Display RAM**
- **Minimum Instruction Execution time: - 1uS at 4MHz (2cycle NOP Instruction) - 0.4uS at105MHz (2cycle NOP Instruction)**
- **One 8-bit Basic Interval Timer**
- **One 8 bit Remote Timer**
- **One 7-bit Watch Dog Timer**
- **Two 8-bit Timer/Counters**
- **10-bit High Speed PWM Output**
- **One 8-bit Serial Peripheral Interface - SIO1**
- **Two External Interrupt Ports**
- **One Programmable 6-bit Buzzer Driving Port**
- **41 FIP Ports - 32EA Output only pins**
	- **High-voltage pins Max. -40V**
- **Operating Temperature -40°C ~ 85°C**

1.4 Development Tools

The HMS81C22xx/23xx and MC80C22xx/23xx are supported by a full-featured macro assembler, an in-circuit emulator CHOICE-Dr.TM and OTP programmers. There are two different type programmers such as single type and gang type. For mode detail, [Refer to "25. OTP PROGRAMMING" on page 115.](#page-120-0) Macro assembler operates under the MS-Windows 95 and upversioned Windows OS. But HMS800 C Compiler operates under the MS-Windows 2000 and upversioned Windows OS. Please contact sales part of ABOV Semiconductor.

- **12 Interrupt Sources**
	- **Two External Sources (INTP0, INTP1)**
	- **Two Timer/Counter Sources (Timer0, Timer1)**
	- **Three Remote Timer Sources(FE,RE,OVF)**
	- **One SPI Sources(SIO1)**
	- **Three Functional Sources (ADC,WDT,BIT)**
	- **One Keyscan Source(KS)**
- **5-Channel 8-bit On-Chip Analog to Digital Converter**
- **Oscillator:**
	- **Crystal**
	- **Ceramic Resonator**
- **Low Power Dissipation Modes**
	- **STOP Mode**
	- **SLEEP Mode**
- **Operating Voltage: 2.7V ~ 5.5V (@8MHz) 4.5V ~ 5.5V (@10MHz)**
- **Operating Frequency: 1MHz ~ 10MHz**
- **Enhanced EMS Improvement Power Fail Processor (Noise Immunity Circuit)**

1. extra-cost options

Figure 1-1 CHOICE-Dr. (Emulator)

Figure 1-3 Standalone GANG4 II

Figure 1-2 CHOICE-SIGMA II

Figure 1-4 PGM plus USB

1.5 Ordering Information

1. Pb Free Package : The "P" suffix will be added at original part number. For example: HMS81C2248 Q(Normal Package), HMS81C2248 QP(Pb Free Package) Pb/Halogen Free Package : The "B" suffix will be added at original part number. For example: HMS81C2248 Q(Normal Package), HMS81C2248 QB(Pb/Halogen Free Package)

1. Pb Free Package applied to MC80C2XXX basicallyt, so the "P" suffix is omitted. Halogen Free Package : The "B" suffix will be added at original part number.

For example: MC80C2248Q(Pb free package), MC80C2248QB(Pb/Halogen Free Package)

2. BLOCK DIAGRAM

Figure 2-1 HMS81C2232/48 and MC80C2232/48/60 Block Diagram

Figure 2-2 HMS81C2332/48 and MC80C2332/48 Block Diagram

3. PIN ASSIGNMENT

Figure 3-1 HMS81C2232/48 and MC80C2232/48/60 80MQFP/TQFP Pin Assignment

Figure 3-2 HMS81C2332/48 and MC80C2332/48 64SDIP/MQFP Pin Assignment

...
High Voltage Port

Figure 3-3 HMS81C2332/48 and MC80C2332/48 64LQFP Pin Assignment

4. PACKAGE DIAGRAM

Figure 4-1 HMS81C2232/48 and MC80C2232/4/608 80MQFP(14X20) & 80TQFP(14X14) Package Diagram

Figure 4-3 HMS81C2332/48 and MC80C2332/48 64LQFP Package Diagram

5. PIN FUNCTION

P00 ~ P07 (Port 0)

P00 through P07 are used as a 8-bit I/O port. These pins also have external interrupt request input and timer input functions in addition to the I/O port function. Port 0 can be set in the following operation modes in 1-bit units.

• Port mode

P00 through P07 function as a 8-bit I/O port in this mode. This 8 bit port can be set in the input or output mode in 1-bit units by the port 0 direction register (P0IO). When used as an input port, the internal pull-up resistor can be connected by using the pull-up resistor option register0 (PU0).

• Alternate mode

P00 through P01 functions as external interrupt request input and P02 functions as timer input pin. P03 through P06 functions as ADC input pin and P07 functions as buzzer driver output pin.

INTP0, INTP1 : INTP0 and INTP1 input external interrupt requests whose valid edge can be specified (to be the rising edge, falling edge, or both the rising and falling edges).

TI : TI input timer of the 8-bit remote control timer.

ANI0, ANI1, ANDI2, ANI3: These are input pins of the A/D converter.

BUZO : This is an output pin of buzzer driver output.

P20 ~ P27 (Port 2)

P20 through P27 constitute an 8-bit I/O port. These pins also have functions to input/output data of the serial interface, clock. The following operation modes can be specified in 1-bit units.

• Port mode

In this mode, P20 through P27 function as an 8-bit I/O port. This port can be set in the input or output mode in 1-bit units by using the port 2 direction register (P2IO). When the port is used as an input port, the internal pullup resistor can be used if so specified by the pull-up resistor option register 2 (PU2).

• Alternate mode

In this mode, P20 through P21 are used to output serial interface data, clock. P22 through P24 functions as ADC input pin. P25 through P27 are used to input/output serial interface data, clock.

SI1, SO1, SO3 : These are I/O pins of the serial data of the serial interface.

SCK1, SCK3 : These are I/O pins of the serial clock of the serial interface.

ANI4, ANI5, ANI6 : These are input pins of the A/D converter.

P30 ~ P37 (Port 3)

P30 through P37 constitute an 8-bit output port. These pins are also used as FIP controller/driver output pins. The following operation modes can be specified in 1-bit units.

• Port mode

P30 through P37 function as an 8-bit output port in this mode. These pins are P-ch open-drain pins. Pull-down resistors can be connected to these pins of the mask ROM models by mask option. Pull-down resistor to V_{DISP} can be selected in 1-bit units.The HMS87C2232/48 does not have pull-down resistors.

• Alternate mode

In this mode, P30 through P37 function as the output pins of the FIP controller/driver (FIP24 through FIP31).

P40 ~ P47 (Port 4)

P40 through P47 constitute an 8-bit output port. These pins are also used as FIP controller/driver output pins. The following operation modes can be specified in 1-bit units.

• Port mode

P40 through P47 function as an 8-bit output port in this mode. These pins are P-ch open-drain pins. Pull-down resistors can be connected to these pins of the mask ROM models by mask op-

tion. Pull-down resistor to V_{DISP} can be selected in 1-bit units.The HMS87C2232/48 does not have pull-down resistors.

• Alternate mode

In this mode, P40 through P47 function as the output pins of the FIP controller/driver (FIP32 through FIP39).

P50 ~ P57 (Port 5)

P50 through P57 constitute an 8-bit I/O port. These pins are also used as FIP controller/driver output pins. The following operation modes can be specified in 1-bit units.

• Port mode

P50 through P57 function as an 8-bit I/O port in this mode. These pins are P-ch open-drain pins. Pull-down resistors can be connected to these pins of the mask ROM models by mask option. Pull-down resistor to V_{DISP} or V_{SS0} can be selected in 1-bit units. The HMS87C2232/48 does not have pull-down resistors.

• Alternate mode

In this mode, P50 through P57 function as the output pins of the FIP controller/driver (FIP40 through FIP47).

P60 ~ P64 (Port 6)

P60 through P64 constitute a 5-bit I/O port. These pins are also used as FIP controller/driver output pins. The following operation modes can be specified in 1-bit units.

• Port mode

P60 through P64 function as a 5-bit input/output port in this mode. These pins are P-ch open-drain pins. Pull-down resistors can be connected to these pins of the mask ROM models by mask option. Pull-down resistor to V_{DISP} or V_{SS0} can be selected in 1bit units. The HMS87C2232/48 does not have pull-down resistors.

• Alternate mode

In this mode, P60 through P64 function as the output pins of the FIP controller/driver (FIP48 through FIP52).

EC0 : This is input pin of the Event Counter0.

PWM1O : This is output pin of the PWM.

FIP0 ~ FIP23

These are the output pins of the FIP controller/driver.

V_{DISP}

This pin connects a pull-down resistor to the FIP controller/driver.

AV_{DD}

This pin supply an analog voltage to the A/D converter. Always keep this pin at the same potential as the V_{DD1} pin even when the A/D converter is not used.

AV_{ss}

This is the ground pin of the A/D converter. Always keep this pin at the same potential as the V_{SS1} pin even when the A/D converter is not used.

RESET

This pin inputs an active-low system reset signal.

X_{IN} and X_{OUT}

These pins connect a crystal resonator for main system clock oscillation. To supply an external clock, input it to X_{IN} , and input a signal reverse to that input to X_{IN} , to X_{OUT} .

ANI0 through ANI6

These are the input pins of the A/D converter.

V_{DD0} ~ V_{DD2}

 V_{DD0} supplies a positive voltage to the ports. V_{DD1} supplies a positive voltage to the internal function blocks other than the ports, analog block, and FIP controller/driver. V_{DD2} supplies a positive voltage to the FIP controller/driver.

V_{SS0} and V_{SS1}

 V_{SS0} is the ground pin for the ports. V_{SS1} is the ground pin for the internal function blocks other than the ports and analog block.

Table 5-1 HMS81C2232/48 and MC80C2232/48/60 Port Function Description

Table 5-1 HMS81C2232/48 and MC80C2232/48/60 Port Function Description

1. It is not supported to HMS81C2332/48 and MC80C2332/48.

6. PORT STRUCTURES

P00/INTP0~P01/INTP1, P02/TI, P26/SI1

P03/ANI0~P06/ANI3, P22/ANI4~P24/ANI6

Reg. V_{DD0}

P20/SCK3, P25/SO1, P27/SCK1

P21/SO3, P07/BUZO

P30/FIP24~P37/FIP31, P40/FIP32~P47/FIP39

P50/FIP40~P57/FIP47, P60/FIP48~P62/FIP50

P63/FIP51/EC0

P64/FIP52/PWM1O

FIP00~FIP23

RESET

XIN, XOUT

7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in

the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.2 Recommended Operating Conditions

7.3 A/D Converter Characteristics

 $(T_A=25\degree C, V_{DD}=5.12V, V_{SS}=0V, AV_{DD}=5.12V, AV_{SS}=0V$ @f_{XIN} =5MHz)

1. Data in "Typ" column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

7.4 DC Electrical Characteristics

 $(V_{DD} = 5.0V \pm 10\%, V_{SS} = 0V, T_A = -40 \sim 85\degree C, f_{XIN} = 5 MHz, Vdisp = V_{DD} - 40V$ to V_{DD})

1. In case of RESET pull-up not connected (Mask Option).

2. In case of RESET pull-up connected (Mask Option)

7.5 AC Characteristics

 $(T_A = -40 \sim 85\degree C, V_{DD} = 5V \pm 10\% , V_{SS} = 0V)$

Figure 7-1 Timing Chart

7.6 AC Characteristics

 $(T_A=-40 \rightarrow 85^{\circ}C, V_{DD}=5V \pm 10\%, V_{SS}=0V, f_{XIN}=4MHz)$

Figure 7-2 Serial I/O Timing Chart

7.7 Typical Characteristics

This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3 σ) and (mean – 3 σ) respectively where σ is standard deviation

8. MEMORY ORGANIZATION

The HMS81C2232/48 and MC80C2232/48/60 have separate address spaces for Program memory and Data Memory. Program memory can only be read, not written to. It can be up to 32K/48K

8.1 Registers

This device has six registers that are the Program Counter (PC), a Accumulator (A) , two index registers (X, Y) , the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.

Figure 8-1 Configuration of Registers

Accumulator: The Accumulator is the 8-bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc.

The Accumulator can be used as a 16-bit register with Y Register as shown below.

Figure 8-2 Configuration of YA 16-bit Register

X, Y Registers: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators.

Stack Pointer: The Stack Pointer is an 8-bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be access (save or restore).

bytes of Program memory. Data memory can be read and written to up to 896 bytes including the stack area.

Generally, SP is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost.

The stack can be located at any position within 100_H to $1FF_H$ of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of " FF_H " is used.

Note: The Stack Pointer must be initialized by software because its value is undefined after RESET. Example: To initialize the SP LDX #0FFH $TXSP$; $SP \leftarrow FF_H$

Program Counter: The Program Counter is a 16-bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address ($PC_H:0FF_H$, $PC_L:0FE_H$).

Program Status Word: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in [Figure 8-3](#page-35-0). It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag.

[Carry flag C]

This flag stores any carry or borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction.

[Zero flag Z]

This flag is set when the result of an arithmetic operation or data transfer is "0" and is cleared by any other result.

Figure 8-3 PSW (Program Status Word) Register

[Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to "0". This flag immediately becomes "0" when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction.

[Half carry flag H]

After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit can not be set or cleared except CLRV instruction with Overflow flag (V).

[Break flag B]

This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector address.

[Direct page flag G]

This flag assigns RAM page for direct addressing mode. In the direct addressing mode, addressing area is from zero page 00_H to $0FF_H$ when this flag is "0". If it is set to "1", addressing area is assigned 100_H to 1FF_H. It is set by SETG instruction and cleared by CLRG.

[Overflow flag V]

This flag is set to "1" when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds $+127(7F_H)$ or - $128(80_H)$. The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag.

[Negative flag N]

This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.

8.2 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes, but this device has 32/48K/60K bytes program memory space only physically implemented. Accessing a location above $FFFF_H$ will cause a wrap-around to 0000_H .

[Figure 8-5,](#page-37-0) shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address FFE_H and FFF_H as shown in [Figure 8-6.](#page-37-1)

As shown in [Figure 8-5](#page-37-0), each area is assigned a fixed location in Program Memory. Program Memory area contains the user program.

Figure 8-5 Program Memory Map

Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called, it is more useful to save program byte length.

Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL: $0FFCO_H$ for TCALL15, $0FFC2_H$ for TCALL14, etc., as shown in [Figure 8-7.](#page-38-0)

Example: Usage of TCALL

The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0, for example, is assigned to location $0FFFA_H$. The interrupt service locations spaces 2-byte interval: 0 FFF 8_H and 0 FFF 9_H for External Interrupt 1, 0 FFF A_H and 0 FFF B_H for External Interrupt 0, etc.

Any area from $0FF00_H$ to $0FFFF_H$, if it is not going to be used, its service location is available as general purpose Program Memory.

Figure 8-6 Interrupt Vector Area

Figure 8-7 PCALL and TCALL Memory Area

PCALL→ **rel**

4F35 PCALL 35H

TCALL→ **n**

4A TCALL 4

Example: The usage software example of Vector address for HMS81C2232/48 and MC80C2232/48/60.

8.3 Data Memory

[Figure 8-8](#page-40-0) shows the internal Data Memory space available. Data Memory is divided into three groups, a user RAM (including Stack), control registers and FIP display memory.

Figure 8-8 Data Memory Map

User Memory

The HMS81C2232/48 and MC80C2232/48/60 have 896×8 bits for the user memory (RAM). RAM pages are selected by RPR.

Note: After setting RPR(RAM Page Select Register), be sure to execute SETG instruction. When executing CLRG instruction, be selected PAGE0 regardless of RPR.

Control Registers

The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the timer/ counters, analog to digital converters and I/O ports. The control registers are in address range of $0CO_H$ to $0FF_H$.

Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

More detailed informations of each register are explained in each peripheral section.

Note: Write only registers can not be accessed by bit manipulation instruction. Do not use read-modify-write instruction. Use byte manipulation instruction, for example "LDM".

Example; To write at CKCTLR

LDM CLCTLR,#09H ;Divide ratio(÷16)

Stack Area

The stack provides the area where the return address is saved before a jump is performed during the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The save/restore locations in the stack are determined by the stack pointed (SP). The SP is automatically decreased after the saving, and increased before the restoring. This means the value of the SP indicates the stack location number for the next save. Refer to [Figure 8-4 on page 31.](#page-36-0)

Figure 8-9 RPR(RAM Page Select Register)

8.4 Control Registers

Table 8-1 Control Registers

Table 8-1 Control Registers

Table 8-1 Control Registers

Registers are controlled by byte manipulation instruction such as LDM etc., do not use bit manipulation is used on these registers, content of other seven bits are may varied to unwanted value.

R/W Registers are controlled by both bit and byte manipulation instruction.

- : this bit location is reserved.

Table 8-2 Control Registers of HMS81C2248

These registers of shaded area can not be access by bit manipulation instruction as " SET1, CLR1 ", but should be access by register operation instruction as " LDM dp,#imm ".

Table 8-2 Control Registers of HMS81C2248

These registers of shaded area can not be access by bit manipulation instruction as " SET1, CLR1 ", but should be access by register operation instruction as " LDM dp,#imm ".

1.The register BITR and CKCTLR are located at same address. Address ECH is read as BITR, written to CKCTLR.

2.The register PFDR only be implemented on devices, not on In-circuit Emulator.

8.5 Addressing Mode

The GMS800 series MCU uses six addressing modes;

- **Register addressing**
- **Immediate addressing**
- **Direct page addressing**
- **Absolute addressing**
- **Indexed addressing**
- **Register-indirect addressing**

(1) Register Addressing

Register addressing accesses the A, X, Y, C and PSW.

(2) Immediate Addressing → **#imm**

In this mode, second byte (operand) is accessed as a data immediately.

Example:

0435 ADC #35H

When G-flag is 1, then RAM address is defined by 16-bit address which is composed of 8-bit RAM paging register (RPR) and 8-bit immediate data.

Example: G=1

E45535 LDM 35H,#55H

(3) Direct Page Addressing → **dp**

In this mode, a address is specified within direct page.

Example; G=0

C535 LDA 35H ;A ←RAM[35H]

(4) Absolute Addressing → **!abs**

Absolute addressing sets corresponding memory data to Data, i.e. second byte (Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address.

With 3 bytes command, it is possible to access to whole memory area.

ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY

Example;

$$
0735F0 \quad ADC \quad !0F035H \quad ;A \leftarrow ROM[0F035H]
$$

The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address 0135_H regardless of G-flag.

983501 INC !0135H ;A ←ROM[135H]

X indexed direct page (no offset) → **{X}**

In this mode, a address is specified by the X register. ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA Example; $X=15_H$, G=1 D4 LDA {X} ;ACC←RAM[X].

data D4 115H 0E550H data \rightarrow A À þ $\frac{1}{\gamma}$ $\frac{1}{\gamma}$

X indexed direct page, auto increment→ **{X}+**

In this mode, a address is specified within direct page by the X register and the content of X is increased by 1.

LDA, STA

Example; $G=0$, $X=35_H$

DB LDA {X}+

X indexed direct page (8 bit offset) → **dp+X**

This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; $G=0$, $X=0F5_H$

C645 LDA 45H+X

Y indexed direct page (8 bit offset) → **dp+Y**

This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page.

This is same with above (2). Use Y register instead of X.

Y indexed absolute → **!abs+Y**

Sets the value of 16-bit absolute address plus Y-register data as Memory.This addressing mode can specify memory in whole area.

Example; $Y=55_H$

D500FA LDA !0FA00H+Y

Direct page indirect → **[dp]**

Assigns data address to use for accomplishing command which sets memory data (or pair memory) by Operand. Also index can be used with Index register X,Y.

JMP, CALL

Example; G=0

X indexed indirect → **[dp+X]**

Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data [dp+X+1][dp+X] Operand plus X-register data in Direct page.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, $X=10_H$

Y indexed indirect → **[dp]+Y**

Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, $Y=10_H$

1725 ADC [25H]+Y

Absolute indirect → **[!abs]**

The program jumps to address specified by 16-bit absolute address.

JMP

Example; G=0

1F25E0 JMP [!0C025H]

9. I/O PORTS

The HMS81C2232/48 and MC80C2232/48/60 have six ports (P0, P2, P3, P4, P5, and P6). These ports pins may be multiplexed with an alternate function for the peripheral features on the device.

The HMS81C2232/48 and MC80C2232/48/60 incorporate 16 output ports and 29 input/output ports. Every port is capable of 1 bit and 8-bit manipulations and can carry out considerably varied control operations. Besides port functions, the ports can also serve as built-in hardware input/output pins.

P0 and P2 port have data direction registers which can define these ports as output or input. A "1" in the port direction register configure the corresponding port pin as output. Conversely, write "0" to the corresponding bit to specify it as input pin. For example, to use the even numbered bit of P0 as output ports and the odd numbered bits as input ports, write " 55_H " to address 0_{CH} (P0 port direction register) during initial setting as shown in [Figure 9-](#page-50-0) [1](#page-50-0).

All the port direction registers in the HMS81C2232/48 and MC80C2232/48/60 have 0 written to them by reset function. On the other hand, its initial status is input.

Figure 9-1 Example of Port I/O Assignment

9.1 P0 and P0IO register:

P0 is an 8-bit CMOS bidirectional I/O port (address $0CO_H$). Each port can be set individually as input and output through the P0IO register (address $0Cl_H$).

When P00 through P07 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 1-bit units with a pull-up resistor option register 0 (PU0). Alternate functions include external interrupt request input and timer input. RESET input sets port 0 to input mode.

P00~P01 ports are multiplexed with External Interrupt Input Port(INTP1, INTP0), and P02 port is multiplexed with Timer input port of remote control timer(TI). P03~P06 ports are multiplexed with Analog Input Port and P07 port is multiplexed with Buzzer Output Port(BUZO).

The control register PSR (address $F4_H$) controls to select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as Buzzer Output and External Interrupt Input, write "1" to the corresponding bit of PSR. Regardless of the direction register P0IO, PSR is selected to use as alternate functions, port pin can be used as a corresponding alternate features (BUZO, INTP1, INTP0)

9.2 P2 and P2IO register:

P2 is an 8-bit CMOS bidirectional I/O port (address $0C4_H$). Each port can be set individually as input and output through the P2IO register (address $0C5_H$).

When P20 to P27 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 1-bit units with a pull-up resistor option register 2 (PU2). Alternate functions include serial interface data input/output and clock input/output. RESET input sets port 2 to input mode.

P20 to P21 port is multiplexed with serial interface3 data input/ output(SO3), clock input/output(SCK3). P22~P24 ports are multiplexed with Analog Input Port (ANI4~ANI6). P25~P27 port is multiplexed with serial interface1 data input(SI1)/output(SO1), clock input/output(SCK1).

9.3 P3 register:

P3 is an 8-bit high-voltage output only port(address $0C6_H$). Onchip pull-down resistors can be connected in 1-bit units with the mask option in case of mask ROM model. The HMS87C2232/48 has no pull-down resistor. In addition, FIP controller/driver segment/digit output is provided as an alternate function.

On-chip pull-down resistors can be connected in 1-bit units with the mask option. Pull-down resistor to V_{DISP} can be selected in 1bit units. The HMS87C2232/48 has no pull-down resistor. In addition, FIP controller/driver output is provided as an alternate function.

9.4 P4 register:

P4 is an 8-bit high-voltage output only port(address $0C8_H$). Onchip pull-down resistors can be connected in 1-bit units with the mask option in case of mask ROM model. The HMS87C2232/48 has no pull-down resistor. In addition, FIP controller/driver segment/digit output is provided as an alternate function.

On-chip pull-down resistors can be connected in 1-bit units with the mask option. Pull-down resistor to V_{DISP} can be selected in 1bit units. The HMS87C2232/48 has no pull-down resistor. In addition, FIP controller/driver output is provided as an alternate function.

9.5 P5 register:

P5 is an 8-bit high-voltage bidirectional I/O port (address $0CA_H$). Port 5 is an 8-bit input/output port with output latch. When using this port as an output port, the value assigned to the output latch (P50 through P57) is output. When it is used as an input port, set the output latch (P50 through P57) to "0", and read the port level

read (P50 through P57).

On-chip pull-down resistors can be connected in 1-bit units with the mask option. Pull-down resistor to V_{DISP} or V_{SS0} can be selected in 1-bit units. The HMS87C2232/48 has no pull-down resistor. In addition, FIP controller/driver output is provided as an alternate function. RESET input sets port 5 to input mode.

9.6 P6 register:

P6 is an 5-bit high-voltage bidirectional I/O port (address $0CC_H$). Port 64 is multiplexed with Pulse Width Modulator (PWM). Port63 is multiplexed with Event Counter Input Port(EC0).

Port 6 is an 5-bit input/output port with output latch. When using this port as an output port, the value assigned to the output latch (P60 through P64) is output. When it is used as an input port, set the output latch (P60 through P64) to "0", and read the port level read (P60 through P64).

On-chip pull-down resistors can be connected in 1-bit units with the mask option. Pull-down resistor to V_{DISP} or V_{SS0} can be selected in 1-bit units. The HMS87C2232/48 has no pull-down resistor. In addition, FIP controller/driver output is provided as an alternate function. RESET input sets port 6 to input mode.

The control register PSR (address $F4_H$) controls to select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as PWM(Pulse Width Modulation) output and External Event Counter Input , write "1" to the corresponding bit of PSR. PSR is selected to use as alternate functions, port pin can be used as a corresponding alternate features (PWM1, EC0). When P63 pin are used as EC0 input, FIP51 output must be set "0", not used to FIP controller/driver output.

10. CLOCK GENERATOR

As shown in [Figure 10-1,](#page-53-0) the clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and the peripheral hardware. The clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and peripheral hardware. The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator connected to the Xin and Xout pins. External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the Xin pin and open the Xout pin The system clock can also be obtained from the external oscillator. .

Figure 10-1 Block Diagram of Clock Generator

The clock generator produces the system clocks forming clock pulse, which are supplied to the CPU and the peripheral hardware. The internal system clock can be selected by bit1, and bit0 of the System Clock Mode Register(SCMR). The register is shown in [Figure 10-2](#page-53-1).

To the peripheral block, the clock among the not-divided original clocks, divided by 2, 4,..., up to 4096 can be provided. Peripheral clock is enabled or disabled by STOP instruction. On the initial reset, internal system clock is PS1 which is the fastest and other clock can be provided by bit1 and bit0 of SCMR.

Figure 10-2 System Clock Control Register

11. BASIC INTERVAL TIMER

The HMS81C2232/48 and MC80C2232/48/60 have one 8-bit Basic Interval Timer that is free-run, can not stop. Block diagram is shown in [Figure 11-1.](#page-54-0) In addition, the Basic Interval Timer generates the time base for watchdog timer counting. It also provides a Basic interval timer interrupt (BITIF).

The 8-bit Basic interval timer register (BITR) is increased every internal count pulse which is divided by prescaler. Since prescaler has divided ratio by 8 to 1024, the count rate is 1/8 to 1/1024 of the oscillator frequency. As the count overflows from FF_H to 00_H , this overflow causes to generate the Basic interval timer interrupt. The BITIF is interrupt request flag of Basic interval timer. The Basic Interval Timer is controlled by the clock control register (CKCTLR) shown in [Figure 11-2](#page-55-0).

When write "1" to bit BTCL of CKCTLR, BITR register is cleared to "0" and restart to count-up. The bit BTCL becomes "0" after one machine cycle by hardware.

If the STOP instruction executed after writing "1" to bit RCWDT of CKCTLR, it goes into the internal RC oscillated watchdog timer mode. In this mode, all of the block is halted except the internal RC oscillator, Basic Interval Timer and Watchdog Timer. More detail informations are explained in Power Saving Function. The bit WDTON decides Watchdog Timer or the normal 7-bit timer.

Source clock can be selected by lower 3 bits of CKCTLR. BITR and CKCTLR are located at same address, and address $0EC_H$ is read as a BITR, and written to CKCTLR.

Figure 11-1 Block Diagram of Basic Interval Timer

Figure 11-2 BITR: Basic Interval Timer Mode Register

Example 1:

Example 2:

Basic Interval Timer Interrupt request flag is generated every 4.096ms at 4MHz.

```
LDM
LDM CKCTLR, #03H<br>SET1 BITE
           BITE
E<sub>L</sub>T
:
```
 Basic Interval Timer Interrupt request flag is generated every 1.024ms at 4MHz.

> **LDM** LDM CKCTLR, #01H
SET1 BITE **BITE** E.T. :

12. WATCHDOG TIMER

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset CPU or a interrupt request.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals. The purpose of the watchdog timer is to detect the malfunction (runaway) of program due to external noise or other causes and return the operation to the normal condition.

The watchdog timer has two types of clock source.

The first type is an on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external oscillator of the Xin pin. It means that the watchdog timer will run, even if the clock on the Xin pin of the device has been stopped, for example, by entering the STOP mode.

The other type is a prescaled system clock.

The watchdog timer consists of 7-bit binary counter and the watchdog timer data register. When the value of 7-bit binary counter is equal to the lower 7 bits of WDTR, the interrupt request flag is generated. This can be used as WDT interrupt or reset the CPU in accordance with the bit WDTON.

ter clearing Basic Interval Timer, after the bit WDTON set to "1", maximum error of timer is depend on prescaler ratio of Basic Interval Timer. The 7-bit binary counter is cleared by setting WDTCL(bit7 of WDTR) and the WDTCL is cleared automatically after 1 machine cycle.

The RC oscillated watchdog timer is activated by setting the bit RCWDT as shown below.

LDM CKCTLR, #3FH; enable the RC-osc WDT
LDM WDTR #0FFH; set the WDT period LDM WDTR, #0FFH; set the WDT period
STOP : enter the STOP mode ; enter the STOP mode NOP
NOP ; RC-osc WDT running :

The RCWDT oscillation period is vary with temperature, V_{DD} and process variations from part to part (approximately, 33~100uS). The following equation shows the RCWDT oscillated watchdog timer time-out.

```
T_{RCWDT}=CLK<sub>RCWDT</sub>×2<sup>8</sup>×[WDTR.6~0] + (CLK<sub>RCWDT</sub>×2<sup>8</sup>)/2
                   where, CLK_{RCWDT} = 33 \sim 100 \mu S
```
In addition, this watchdog timer can be used as a simple 7-bit timer by interrupt WDTIF. The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is as below.

 $T_{WDT} = |WDTR.6~0| \times$ *Interval of BIT*

Figure 12-1 Block Diagram of Watchdog Timer

Watchdog Timer Control

[Figure 12-2](#page-57-0) shows the watchdog timer data register. The watchdog timer is automatically enabled after reset.

The CPU malfunction is detected during setting of the detection time, selecting of output, and clearing of the binary counter. Clearing the binary counter is repeated within the detection time.

If the malfunction occurs for any cause, the watchdog timer output will become active at the rising overflow from the binary counters unless the binary counter is cleared. At this time, when WDTON=1, a reset is generated, which reset the internal hardware. When WDTON=0, a watchdog timer interrupt (WDTIF) is generated.

The watchdog timer temporarily stops counting in the STOP mode, and when the STOP mode is released, it automatically restarts (continues counting).

Figure 12-2 WDTR: Watchdog Timer Data Register

Example: Sets the watchdog timer detection time to 1.0 sec at 4.19MHz

Enable and Disable Watchdog

Watchdog timer is enabled by setting WDTON (bit 4 in CKCTLR) to "1". WDTON is initialized to "1" .

Example: Enables watchdog timer for Reset

```
:
LDM CKCTLR,#xxx1_xxxxB;WDTON ← 1
:
:
```
The watchdog timer is disabled by clearing bit 4 (WDTON) of CKCTLR. The watchdog timer is halted in STOP mode and restarts automatically after STOP mode is released.

Watchdog Timer Interrupt

The watchdog timer can be also used as a simple 7-bit timer by clearing bit4 of CKCTLR to "0". The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is shown as below.

 $T = WDTR \times Interval$ *of BIT*

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source.

Example: 7-bit timer interrupt set up.

:

```
LDM CKCTLR, #xxx0 xxxxB; WDTON \leftarrow 0<br>LDM WDTR, #8FH ; WDTCL \leftarrow 1\bar{z}WDTCL \leftarrow1
```


Figure 12-3 Watchdog timer Timing

If the watchdog timer output becomes active, a reset is generated, which reset the internal hardware.

13. TIMER/EVENT COUNTER

The HMS81C2232/48 and MC80C2232/48/60 have two Timer/ Counter registers. Each module can generate an interrupt to indicate that an event has occurred (i.e. timer match).

Timer 0 and Timer 1 can be used either two 8-bit Timer/Counter or one 16-bit Timer/Counter with combine them.

In the "timer" function, the register is increased every internal clock input. Thus, you can think of it as counting internal clock input. Since a least clock consists of 2 and most clock consists of 2048 oscillator periods, the count rate is 1/2 to 1/2048 of the oscillator frequency in Timer0. And Timer1 can use the same clock source too. In addition, Timer1 has more fast clock source (1/1 to 1/8).

In the "counter" function, the register is increased in response to

a 0-to-1(rising edge) transition at its corresponding external input pin, EC0.

In addition the "capture" function, the register is increased in response external or internal clock sources same with timer or counter function. When external clock edge input, the count register is captured into capture data register CDRx.

Timer1 is shared with "PWM" function and "Compare output" function

It has seven operating modes: "8-bit timer/counter", "16-bit timer/counter", "8-bit capture", "16-bit capture", "8-bit compare output", "16-bit compare output" and "10-bit PWM" which are selected by bit in Timer mode register TM0 and TM1 as shown in [Figure 13-1](#page-60-0) and [Table 13-1.](#page-59-0)

Table 13-1 Operating Modes of Timer0 and Timer1

ABOV
EEMICONDUCTOR HMS81C2232/2248/2332/2348 MC80C2232/2248/2260/2332/2348

13.1 8-bit Timer / Counter Mode

The HMS81C2232/48 and MC80C2232/48/60 have two 8-bit Timer/Counters, Timer 0, Timer 1 as shown in [Figure 13-2](#page-61-0).

TMx as shown in [Figure 13-1](#page-60-0) and [Table 13-1.](#page-59-0) To use as an 8-bit timer/counter mode, bit CAP0 of T0CR is cleared to "0" and bits 16BIT of T1CR should be cleared to "0"[\(Table 13-1](#page-59-0)).

The "timer" or "counter" function is selected by mode registers

Figure 13-2 8-bit Timer/Counter 0, 1

Example 1:

Timer0 = 2ms 8-bit timer mode at 4MHz Timer1 = 0.5ms 8-bit timer mode at 4MHz

Example 2:

Timer0 = 8-bit event counter mode Timer1 = 0.5ms 8-bit timer mode at 4MHz

Note: The contents of Timer data register TDRx should be initialized 1_H ~FF_H, not 0_H , because it is undefined after re*set.*

These timers have each 8-bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of 2, 4, 8, 32,128, 512, 2048 selected by control bits T0CK[2:0] of register (T0CR) and 1, 2, 8 selected by control bits T1CK[1:0] of register (T1CR). In the Timer 0, timer register T0 increases from 00_H until it matches T0DR and then reset to 00_H . The match output of Timer 0 generates Timer 0 interrupt (latched in T0IF bit). As TDRx and Tx register are in same address, when reading it as a Tx, written to TDRx.

In counter function, the counter is increased every 0-to-1 (rising edge) transition of EC0 pin. In order to use counter function, the bit EC0 of the Port Selection Register(PSR.3) is set to "1". The Timer 0 can be used as a counter by pin EC0 input, but Timer 1 can not.

8-bit Timer Mode

In the timer mode, the internal clock is used for counting up. Thus, you can think of it as counting internal clock input. The contents of TDR*n* are compared with the contents of up-counter, T*n*. If match is found, a timer 1 interrupt (T1IF) is generated and the up-counter is cleared to 0. Counting up is resumed after the up-counter is cleared.

As the value of TDR*n* is changeable by software, time interval is set as you want

Figure 13-3 Timer Mode Timing Chart

Figure 13-4 Timer Count Example

8-bit Event Counter Mode

In this mode, counting up is started by an external trigger. This trigger means rising edge of the EC0 pin input. Source clock is used as an internal clock selected with timer mode register T0CR. The contents of timer data register T0DR is compared with the contents of the up-counter T0. If a match is found, an timer interrupt request flag T0IF is generated, and the counter is cleared to "0". The counter is restart and count up continuously by every rising edge of the EC0 pin input.

The maximum frequency applied to the EC0 pin is $f_{\text{XIN}}/2$ [Hz].

In order to use event counter function, the bit 3 of the Port Selection Register(PSR.3) is required to be set to "1".

After reset, the value of timer data register T0DR is undefined, it should be initialized to between 0_H ~FE_H, not to "0". The interval period of Timer is calculated as below equation.

$$
Period (sec) = \frac{1}{f_{XIN}} \times 2 \times Divide \times (TDR0+1)
$$

Figure 13-5 Event Counter Mode Timing Chart

Figure 13-6 Count Operation of Timer / Event counter

13.2 16-bit Timer / Counter Mode

The Timer register is being run with 16 bits. A 16-bit timer/counter register T0, T1 are increased from 0000_H until it matches T0DR, T1DR and then resets to 0000_H . The match output generates Timer 0 interrupt not Timer 1 interrupt.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK[2:0].

In 16-bit mode, the bits T1CK[1:0] and 16BIT of T1CR should be set to "1" respectively.

Figure 13-7 16-bit Timer/Counter

13.3 8-bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer mode register T0CR (bit CAP1 of timer mode register T1CR for Timer 1) as shown in [Figure 13-8.](#page-67-0)

As mentioned above, not only Timer 0 but Timer 1 can also be used as a capture mode.

The Timer/Counter register is increased in response internal or external input. This counting function is same with normal timer mode, and Timer interrupt is generated when timer register T0 (T1) increases and matches T0DR (T1DR).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is more wider than the maximum period of Timer.

For example, in [Figure 13-10,](#page-68-0) the pulse width of captured signal is wider than the timer data value (FF_H) over 2 times. When external interrupt is occurred, the captured value (13_H) is more little than wanted value. It can be obtained correct value by counting

the number of timer overflow occurrence.

Timer/Counter still does the above, but with the added feature that a edge transition at external input INTx pin causes the current value in the Timer x register (T0,T1), to be captured into registers CDRx (CDR0, CDR1), respectively. After captured, Timer x register is cleared and restarts by hardware.

It has three transition modes: "falling edge", "rising edge", "both

edge" which are selected by interrupt edge selection register IEDS (Refer to External interrupt section). In addition, the transition at INTx pin generate an interrupt.

Note: The CDRx, TDRx and Tx are in same address. In the capture mode, reading operation is read the CDRx, not Tx because path is opened to the CDRx, and TDRx is only for writing operation.

Figure 13-8 8-bit Capture Mode

 Figure 13-9 Input Capture Operation

 Figure 13-10 Excess Timer Overflow in Capture Mode

13.4 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except that the Timer register is being run will 16 bits.

The clock source of the Timer 0 is selected either internal or ex-

ternal clock by bit T0CK2, T0CK1 and T0CK0.

In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of T1CR should be set to "1" respectively.

Figure 13-11 16-bit Capture Mode

Example 1:

 $Time0 = 16$ -bit timer mode, 0.5s at $4MHz$

```
LDM TOCR, #0000_1111B;8uS<br>LDM T1CR, #0100 1100B;16b
LDM T1CR, #0100<sup>-1100B;16bit Mode<br>LDM TDR0, #<62499 ;8uS X 62500</sup>
LDM TDR0, \frac{4}{62499} ; 8uS X<br>LDM TDR1, \frac{4}{62499} ;=0.5s
              TDR1, #>62499SET<sub>1</sub> TOE
E<sub>L</sub>T
:
:
```
Example 2:

Timer0 = 16-bit event counter mode

```
LDM PSR,#00001000B;EC0 Set<br>LDM T0CR.#00011111B:Counte
         LDM T0CR,#0001_1111B;CounterMode
LDM T1CR, #0100<sup>-1100B;16bit Mode<br>LDM TDR0, #<0FFH ;</sup>
LDM TDR0,#<0FFH ;<br>LDM TDR1.#>0FFH ;
         TDR1,#>0FFH ;
SET1 T0E
ET.
:
```
13.5 PWM Mode

The HMS81C2232/48 and MC80C2232/48/60 have a high speed PWM (Pulse Width Modulation) functions which shared with Timer1.

In PWM mode, pin R64/PWM1O outputs up to a 10-bit resolution PWM output. This pin should be configured as a PWM output by setting "1" bit PWM1O in PSR.4 register.

The period of the PWM output is determined by the T1PPR (PWM1 Period Register) and PWM1HR[3:2] (bit3,2 of PWM1 High Register) and the duty of the PWM output is determined by the T1PDR (PWM1 Duty Register) and PWM1HR[1:0] (bit1,0 of PWM1 High Register).

The user writes the lower 8-bit period value to the T1PPR and the higher 2-bit period value to the PWM1HR[3:2]. And writes duty value to the T1PDR and the PWM1HR[1:0] same way.

The T1PDR is configured as a double buffering for glitchless PWM output. In [Figure 13-12](#page-71-0), the duty data is transferred from the master to the slave when the period data matched to the counted value. (i.e. at the beginning of next duty cycle)

PWM Period = [PWM1HR[3:2]T1PPR] X Source Clock

PWM Duty = [PWM1HR[1:0]T1PDR] X Source Clock

The relation of frequency and resolution is in inverse proportion. [Table 13-2](#page-70-0) shows the relation of PWM frequency vs. resolution.

If it needed more higher frequency of PWM, it should be reduced

Example 3:

 $Time 0 = 16$ -bit capture mode

:

```
LDM PSR,#0000_0001B;INT0 set
LDM TM0,#0010_1111B;Capture Mode
LDM TM1,#0100_1100B;16bit Mode
LDM TDR0,#<0FFH ;<br>LDM TDR1.#>0FFH ;
       TDR1, #>0FFH
LDM IEDS, #01H; Falling Edge<br>SET1 TOE
SET1
E<sub>L</sub>T
:
:
```
resolution.

Table 13-2 PWM Frequency vs. Resolution at 4MHz

The bit POL of T1CR decides the polarity of duty cycle.

If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to " 00_H ", the PWM output is determined by the bit POL (1: Low, 0: High).

It can be changed duty value when the PWM output. However the changed duty value is output after the current period is over. And it can be maintained the duty value at present output when changed only period value shown as [Figure 13-14.](#page-72-0) As it were, the absolute duty time is not changed in varying frequency. But the changed period value must greater than the duty value.

Note: If changing the Timer1 to PWM function, it should be stop the timer clock firstly, and then set period and duty register value. If user writes register values while timer is in operation, these register could be set with certain values.

Ex) Sample Program @4MHz 2uS

13.6 8-bit Compare Output (16-bit)

The HMS81C2232/48 and MC80C2232/48/60 have a function of Timer Compare Output. To pulse out, the timer match can goes to port pin(P64/PWM1O) as shown in [Figure 13-2](#page-61-0) and [Figure 13-](#page-65-0) [7](#page-65-0). Thus, pulse out is generated by the timer match. These operation is implemented to pin, P64/PWM1O.

In this mode, the bit P64/PWM1O of Port Selection register (PSR.4) should be set to "1", and the bit PWM1E of timer1 mode register (T1CR) should be set to "0". In addition, 16-bit Compare output mode is available, also.

LDM PWM1HR,00H LDM T1CR,#1010_1011b ; Start timer1

This pin output the signal having a 50 : 50 duty square wave, and output frequency is same as below equation.

 $f_{COMP} = \frac{Oscillation Frequency}{2 \times Prescatter Value \times (TDR + 1)}$

.

Figure 13-12 PWM Mode

Figure 13-13 Example of PWM at 4MHz

Figure 13-14 Example of Changing the Period in Absolute Duty Cycle (@4MHz)

14. REMOTE CONTROL TIMER

The 8-bit remote control timer has a pulse width measurement function with a resolution of 8 bits. Pulse width is measured from

14.1 Registers Controlling 8-Bit Remote Control Timer

The following three types of registers control the 8-bit remote control timer.

• Remote control timer control register (RTCR)

• Remote control timer capture registers (RTCP0 and RTCP1)

• 8-bit timer register (RT)

(1) Remote control timer control register(RTCR)

This register enables or disables the operation of the 8-bit timer (RT), and sets the count clock. RTCR is set by using a 1-bit or 8 bit memory manipulation instruction. This register is initialized to 00_H by RESET input.

(2) Remote control timer capture registers (RTCP0 and RTCP1)

14.2 Operation of 8-Bit Remote Control Timer

The 8-bit remote control timer operates as a pulse width measuring circuit. The width of a high-level or low-level external pulse input to the TI pin is measured by operating the 8-bit timer (RT) in the free-running mode. Detection of the valid edge is sampled every 2 cycles of the count clock selected by RTCK0~ RTCK2, and the capture operation is not performed until the valid level has been detected two times. Therefore, the pulse width input to the TI pin must be 5 or more of the count clock set by RTCK0 \sim RTCK2, regardless of whether the level is high or low. If the a difference in count value when the valid edge has been detected while the timer operates in the free-running mode.

These 8-bit registers capture the contents of the 8-bit timer (RT). The capture operation is performed in synchronization with the valid edge input to the TI pin (capture trigger). The contents of RTCP0 are retained until the next rising edge of the TI pin is detected. The contents of RTCP1 are retained until the next falling edge of the TI pin is detected.

RTCP0 and RTCP1 can be read by using an 8-bit memory manipulation instruction. The values of these registers are initialized to 00_H by RESET input.

(3) 8-bit timer register (RT)

This 8-bit register counts the count pulse. It can be read by using an 8-bit memory manipulation instruction. The value of this register is initialized to 00H by RESET input or by clearing the RTST bit.

pulse width is less than 5 clocks, it cannot be detected, and the capture operation is not performed. The value of remote timer register(RT) is loaded to and retained in the capture registers (RTCP0 and RTCP1) in synchronization with the valid edge of the pulse input to the TI pin, as shown in [Figure 14-2](#page-75-0). [Figure 14-](#page-76-0) [3](#page-76-0) and [Figure 14-4](#page-77-0) shows the timing of pulse width measurement.

The Remote Timer control register is shown shown in [Figure 14](#page-74-0)-

[1](#page-74-0).

Figure 14-1 RTCR Register

Note: The RTCP0, RTDR and RT are in same address. In the capture mode, reading operation is read the RTCP0, not RT because path is opened to the RTCP0, and RTDR is only for writing operation.

Figure 14-2 Block Diagram of Remote Control Timer

.

Figure 14-3 To measure pulse width in synchronization with rising edge

Figure 14-4 To measure pulse width in synchronization with both rising and falling edge

15. ANALOG DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 8-bit digital value. The A/ D module has seven analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog supply voltage is connected to AV_{DD} of ladder resistance of A/D module.

The A/D module has two registers which are the control register ADCM and A/D result register ADCR. The register ADCM, shown in [Figure 15-1,](#page-78-0) controls the operation of the A/D converter module. The port pins can be configured as analog inputs or digital I/O.

It is selected the corresponding channel to be converted by setting ADS[3:0].

How to Use A/D Converter

The processing of conversion is start when the start bit ADST is set to "1". After one cycle, it is cleared by hardware. The register ADCR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCR, the A/ D conversion status bit ADSF is set to "1", and the A/D interrupt flag ADIF is set. The block diagram of the A/D module is shown in [Figure 15-2](#page-79-0). The A/D status bit ADSF is set automatically when A/D conversion is completed, cleared when A/D conversion is in process. The conversion time takes maximum 30 uS (at fX_{IN} =4 MHz).

Figure 15-1 A/D Converter Control Register

Figure 15-2 A/D Block Diagram

.

Figure 15-3 A/D Converter Operation Flow

A/D Converter Cautions

(1) Input range of AN0 to AN6

The input voltage of AN6 to AN0 should be within the specification range. In particular, if a voltage above AV_{DD} or below AV_{SS} is input (even if within the absolute maximum rating range), the conversion value for that channel can not be indeterminate. The conversion values of the other channels may also be affected.

(2) Noise countermeasures

In order to maintain 8-bit resolution, attention must be paid to noise on pins AV_{DD} and AN6 to AN0. Since the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in [Figure 15-4](#page-80-0) in order to reduce noise.

Figure 15-4 Analog Input Pin Connecting Capacitor

(3) Pins AN0/P03 to AN3/P06 and AN4/P22 to AN6/P24

The analog input pins AN6 to AN0 also function as input/output port (PORT P0 and P2) pins. When A/D conversion is performed with any of pins AN6 to AN0 selected, be sure not to execute a PORT input instruction while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(4) AV_{DD} pin input impedance

A series resistor string of approximately $10K\Omega$ is connected between the AV_{DD} pin and the AV_{SS} pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in parallel connection to the series resistor string between the AV_{DD} pin and the AV_{SS} pin, and there will be a large reference voltage error.

16. SERIAL PERIPHERAL INTERFACE (SPI1)

The Serial Peripheral Interface (SPI) module is a serial interface useful for communicating with other peripheral of microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The Serial Peripheral Interface(SPI) is 8-bit clock synchronous type and consists of serial I/O register, serial I/O mode register, clock selection circuit octal counter and control circuit. The SO1 pin is designed to input and output. So Serial Peripheral Interface(SPI) can be operated with minimum two pin

Figure 16-1 SPI1 Block Diagram

Serial I/O 1 Mode Register(SIO1M) controls serial I/O function. According to SCK1 and SCK0, the internal clock or external clock can be selected. The serial transmission operation mode is decided by setting the SM1 and SM0, and the polarity of transfer clock is selected by setting the POL.

Serial I/O Data Register(SIO1R) is a 8-bit shift register. First LSB is send or is received. When receiving mode, serial input pin is selected by IOSW. The SPI allows 8-bits of data to be synchronously transmitted and received.

To accomplish communication, typically three pins are used:

.

Figure 16-2 SPI1 Control Register

16.1 Transmission/Receiving Timing

The serial transmission is started by setting SIO1ST(bit1 of SIO1M) to "1". After one cycle of SCK1, SIO1ST is cleared automatically to "0". The serial output data from 8-bit shift register is output at falling edge of SCK1. And input data is latched at rising edge of SCK1 pin. When transmission clock is counted 8 times, serial I/O counter is cleared as '0". Transmission clock is halted in "H" state and serial I/O interrupt(IFSIO1) occurred.

Figure 16-3 SPI1 Timing Diagram at POL=0

Figure 16-4 SPI Timing Diagram at POL=1

16.2 The method of Serial I/O

① Select transmission/receiving mode

Note: When external clock is used, the frequency should be less than 1MHz and recommended duty is 50%.

② In case of sending mode, write data to be send to SIO1R.

③ Set SIO1ST to "1" to start serial transmission.

Note: If both transmission mode is selected and transmission is performed simultaneously it would be made error.

④ The SIO1 interrupt is generated at the completion of SIO1 and SIO1SF is set to "1". In SIO1 interrupt service routine, correct transmission should be tested.

16.3 The Method to Test Correct Transmission

⑤ In case of receiving mode, the received data is acquired by reading the SIO1R.

Figure 16-5 Serial1 Method to Test Transmission

17. SERIAL PERIPHERAL INTERFACE (SPI3)

The Serial Peripheral Interface (SPI3) module is a serial interface useful for communicating with other peripheral of microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The Serial Peripheral Interface(SPI3) is 8-bit clock synchronous type and consists of serial I/O register, serial I/O mode register, clock selection circuit octal counter and control circuit.

Figure 17-1 SPI3 Block Diagram

Serial I/O Mode Register(SIO3M) controls serial I/O function. According to SCK31 and SCK30, the internal clock or external clock can be selected. The serial transmission operation mode is decided by setting the SM30, and the polarity of transfer clock is selected by setting the POL3.

Serial I/O Data Register(SIO3R) is a 8-bit shift register. First LSB is send or is received. The SPI3 allows 8-bits of data to be synchronously transmitted and received.

To accomplish communication, typically two pins are used:

.

Figure 17-2 SPI3 Control Register

17.1 Transmission Timing

The serial transmission is started by setting SIOST(bit1 of SIOM) to "1". After one cycle of SCK, SIOST is cleared automatically to "0". The serial output data from 8-bit shift register is output at falling edge of SCLK. And input data is latched at rising edge of SCLK pin. When transmission clock is counted 8 times, serial I/ O counter is cleared as '0". Transmission clock is halted in "H" state and serial I/O interrupt(IFSIO) occurred.

Figure 17-3 SPI3 Timing Diagram at POL=0

17.2 The method of Serial I/O

① Select transmission mode

Note: When external clock is used, the frequency should be less than 1MHz and recommended duty is 50%.

② Write data to be send to SIO3R.

③ Set SIO3ST to "1" to start serial transmission.

Note: If both transmission mode is selected and transmission is performed simultaneously it would be made error.

④ The SIO3 interrupt is generated at the completion of SIO3 and SIO3SF is set to "1". In SIO3 interrupt service routine, correct transmission should be tested.

17.3 The Method to Test Correct Transmission

Figure 17-5 Serial3 Method to Test Transmission

18. BUZZER FUNCTION

The buzzer driver block consists of 6-bit binary counter, buzzer register BUR, and clock source selector. It generates square-wave which has very wide range frequency (480Hz \sim 250kHz at f_{XIN}= 4MHz) by user software.

A 50% duty pulse can be output to P07/BUZO pin to use for piezo-electric buzzer drive. Pin P07 is assigned for output port of Buzzer driver by setting the bit 2 of PSR(address $0F4_H$) to "1". At this time, the pin P07 must be defined as output mode (the bit 7 of P0IO=1).

Example: 5kHz output at 4MHz.

X means don't care

The bit 0 to 5 of BUR determines output frequency for buzzer driving.

Equation of frequency calculation is shown below.

$$
f_{BUZ} = \frac{f_{XIN}}{2 \times DivideRatio \times (BUR + I)}
$$

f_{BUZ}: Buzzer frequency f_{XIN}: Oscillator frequency Divide Ratio: Prescaler divide ratio by BUCK[1:0] BUR: Lower 6-bit value of BUR. Buzzer period value.

The frequency of output signal is controlled by the buzzer control register BUR.The bit 0 to bit 5 of BUR determine output frequency for buzzer driving.

Figure 18-1 Block Diagram of Buzzer Driver

Figure 18-2 PSR and Buzzer Register

Note: BUR is a write-only register.

The 6-bit counter is cleared and starts the counting by writing signal at BUR register. It is incremental from 00_H until it matches 6-

bit BUR value.

When main-frequency is 4MHz, buzzer frequency is shown as below table.

19. FIP CONTROLLER/DRIVER

19.1 Function of FIP Controller/Driver

The FIP controller/driver of the HMS81C2232/48 and MC80C2232/48/60 have the following functions.

(1) Can output display signals (DMA operation) by automatically reading display data.

(2) The pins not used for FIP display can be used as I/O port or output port pins (FIP24 through FIP52 pins only).

(3) Luminance can be adjusted in 8 steps by display mode register 1 (DSPM1).

(4) Hardware for key scan application

• Generates an interrupt signal (INTKS) indicating key scan timing

• Timing in which key scan data is output can be detected by key scan flag (KSF).

• Whether key scan timing is inserted or not can be selected.

(5) High-voltage output buffer that can directly drive FIP.

(6) FIP0 through FIP52 pins can be connected to pull-down resis-

tors by mask option (mask ROM model only). The HMS87C2232/48 does not have pull-down resistors)

Of the 53 FIP output pins of the HMS81C2232/48 and MC80C2232/48/60, FIP24 through FIP52 are multiplexed with port pins. FIP0 through FIP23 are dedicated output pins.

FIP24 through FIP52 can be used as port pins when FIP display is disabled by bit 7 (DSPEN) of the display mode

register 0 (DSPM0). Even when FIP display is enabled, the FIP output pins not used for display signal output can be used as port pins.

Table 19-1 FIP Output Pins and Multiplexed Port Pins

19.2 Configuration of FIP Controller/Driver

The FIP controller/driver consists of the following hardware.

Figure 19-1 Block Diagram of FIP Controller/Driver

19.3 Registers Controlling FIP Controller/ Driver

The following three types of registers control the FIP controller/ driver.

- Display Mode Register 0 (DSPM0)
- Display Mode Register 1 (DSPM1)
- Display Mode Register 2 (DSPM2)

Table 19-2 Configuration of FIP Controller/Driver

(1) Display mode register 0 (DSPM0)

DSPM0 performs the following setting.

- Enables or disables display
- Number of FIP output pins

DSPM0 is set by using a 1-bit or 8-bit memory manipulation instruction. The value of this register is set to 10_H by $\overline{\text{RESET}}$ input.

(2) Display mode register 1 (DSPM1)

DSPM1 performs the following setting:

- Blanking width of FIP output signal
- Number of display patterns

DSPM1 is set by using a 1-bit or 8-bit memory manipulation instruction. The value of this register is set to 01_H by $\overline{\text{RESET}}$ input.

(3) Display mode register 2 (DSPM2)

DSPM2 performs the following setting. It also indicates the status of the display timing/key scan.

- Insertion of key scan timing
- Display cycle (TDSP)

DSPM2 is set by using a 1-bit or 8-bit memory manipulation instruction. However, only bit 7 (KSF) can be read by a 1-bit memory manipulation instruction. The value of this register is initialized to 00H by RESET input.

Figure 19-2 Format of Display Mode Register 0

Figure 19-3 Format of Display Mode Register 1

Figure 19-4 Format of Display Mode Register 2

19.4 One display period and blanking width

The FIP output signals are blanked equally at the beginning and end of the display period by the blanking width set by bits 5 through 7 (FBLK0 through FBLK2) of the display mode register 1 (DSPM1).

Figure 19-5 Blanking Width of FIP Output Signal

Figure 19-6 VFD Output Operation Timings in Display Mode

19.5 Display Data Memory

The display data memory is a 112-byte RAM area that stores data to be displayed, and is mapped to addresses 0400_H through $046F_H$. The FIP controller reads the data stored in the display data memory independently of the CPU operation for FIP display (DMA operation).

The area of the display data memory not used for display can be

used as a normal RAM area.

At key scan timing (T_{KS}) , all the FIP output pins are cleared to "0", and the data of the output latches of ports 3 through 6 are output to FIP24/P30 through FIP52/P64.

The address location of the display data memory is as follows:

• **With 53 FIP output pins and 16 patterns**

The addresses of the display data memory corresponding to the data output at each display timing (T0 through T15) are as shown in [Figure 19-7](#page-96-0) (for example, $T0 = 0400_H$ through 0406 $_H$, and T1 $= 0407_H$ through $040D_H$).

When 53 FIP output pins (FIP0 through FIP52) are used, one block of display data consists of 7 bytes. FIP output pins 0 (FIP0) through 52 (FIP52) correspond to one block of display data sequentially, starting from the least significant bit toward the most significant bit.

Figure 19-7 Relation between Address Location of Display Data Memory and FIP Output HMS81C2232/48 and MC80C2232/48/60 (with 53 FIP output pins and 16 patterns)

19.6 Key Scan Flag and Key Scan Data

Key scan flag

The key scan flag (KSF) is set to 1 during key scan timing, and is automatically reset to 0 at display timing.

KSF is mapped to bit 7 of the display mode register 2 (DSPM2) and can be tested in 1-bit units. It cannot be written, however. By testing KSF, it can be determined whether key scan timing is in progress, and whether key input data is correct can be checked.

Whether key scan timing is inserted or not can be selected by using the key scan timing insertion specification flag(KSM) (bit 6 of the display mode register 2 (DSPM2)).

Key scan data

Data stored to ports 3 through 6 are output from the FIP24 through FIP52 pins during key scan timing.

Note: If scanning is performed in such a manner that both a segment and a digit turn ON during key scan timing, the display may flicker.

Figure 19-10 Relationship between Display Data Memory and FIP Output with 13 Segments-11 Digits Displayed

20. INTERRUPTS

The HMS81C2232/48 and MC80C2232/48/60 interrupt circuits consist of Interrupt enable register (IENH, IENL), Interrupt request flags of IRQH, IRQL, Priority circuit, and Master enable flag ("I" flag of PSW). Thirteen interrupt sources are provided. The configuration of interrupt circuit is shown in [Figure 20-2](#page-101-0).

The External Interrupts INT0 and INT1 each can be transition-activated (1-to-0 or 0-to-1 transition) by selection IEDS.

The flags that actually generate these interrupts are bit INT0F and INT1F in register IRQH. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated.

The Timer $0 \sim$ Timer 1 Interrupts are generated by TxIF which is set by a match in their respective timer/counter register. The Basic Interval Timer Interrupt is generated by BITIF which is set by an overflow in the timer register.

The AD converter Interrupt is generated by ADCIF which is set by finishing the analog to digital conversion.The Watchdog timer Interrupt is generated by WDTIF which set by a match in Watchdog timer register.The Basic Interval Timer Interrupt is generated by BITIF which are set by a overflow in the timer counter register.

The interrupts are controlled by the interrupt master enable flag I-flag (bit 2 of PSW on [page 30\)](#page-35-0), the interrupt enable register (IENH, IENL), and the interrupt request flags (in IRQH and IRQL) except Power-on reset and software BRK interrupt. Below table shows the Interrupt priority.

Figure 20-1 Interrupt Request Flag

Vector addresses are shown in [Figure 8-6 on page 32.](#page-37-0) Interrupt enable registers are shown in [Figure 20-3](#page-102-0). These registers are composed of interrupt enable flags of each interrupt source and these flags determines whether an interrupt will be accepted or not. When enable flag is "0", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, Iflag, which disables all interrupts at once.

Figure 20-2 Block Diagram of Interrupt

ABOV
 HMS81C2232/2248/2332/2348 MC80C2232/2248/2260/2332/2348

20.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires $8 f_{XIN}$ (2 µs at f_{MAIN} =4.19MHz) after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI].

Interrupt acceptance

- 1. The interrupt master enable flag (I-flag) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- 2. Interrupt request flag for the interrupt source accepted is cleared to "0".
- 3. The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times.
- 4. The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter.
- 5. The instruction stored at the entry address of the interrupt service program is executed.

Figure 20-4 Timing chart of Interrupt Acceptance and Interrupt Return Instruction

Correspondence between vector table address for BIT interrupt and the entry address of the interrupt service program.

A interrupt request is not accepted until the I-flag is set to "1" even if a requested interrupt has higher priority than that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should be set to "1" by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Saving/Restoring General-purpose Register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. These registers are saved by the software if necessary. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose

registers.

Example: Register save using push and pop instructions

General-purpose register save/restore using push and pop instructions;

20.2 BRK Interrupt

Software interrupt can be invoked by BRK instruction, which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0.

Each processing step is determined by B-flag as shown in [Figure](#page-104-0) [20-5](#page-104-0).

 Figure 20-5 Execution of BRK/TCALL0

20.3 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal polling sequence determines by hardware which request is serviced.

Figure 20-6 Execution of Multi Interrupt

However, multiple processing through software for special features is possible. Generally when an interrupt is accepted, the Iflag is cleared to disable any further interrupt. But as user sets Iflag in interrupt routine, some further interrupt can be serviced even if certain interrupt is in progress.

Example: During Timer1 interrupt is in progress, INT0 interrupt serviced without any suspend.

20.4 External Interrupt

The external interrupt on INT0 and INT1 pins are edge triggered depending on the edge selection register IEDS (address $0E6_H$) as shown in [Figure 20-7](#page-106-0).

The edge detection of external interrupt has three transition activated mode: rising edge, falling edge, and both edge.

Figure 20-7 External Interrupt Block Diagram

INT0 and INT1 are multiplexed with general I/O ports (P00 and P01). To use as an external interrupt pin, the bit of PSR should be set to "1" correspondingly.

Response Time

The INT0 and INT1 edge are latched into INT0IF and INT1IF at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a minimum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.

[Figure 20-8](#page-106-1) shows interrupt response timings.

Figure 20-8 Interrupt Response Timing Diagram

21. POWER SAVING MODE

The GMS81C2232/48 has two power-down modes. In powerdown mode, power consumption is reduced considerably that in Battery operation Battery life can be extended a lot. For applications where power consumption is a critical factor, device provides two kinds of power saving functions, STOP mode and

21.1 Sleep Mode

In this mode, the internal oscillation circuits remain active. Oscillation continues and peripherals are operate normally but CPU stops. Movement of all peripherals is shown in [Table 21-1](#page-110-0). SLEEP mode is entered by setting the bit SLP of SMR to "1". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation) . It is released by RE-SET or interrupt. To be release by interrupt, interrupt should be enabled before SLEEP mode.

SLEEP mode. [Table 21-1 s](#page-110-0)hows the status of each Power Saving Mode. SLEEP mode is entered by setting bit 0 of SMR(Sleep Mode Register), and STOP mode is entered by STOP instruction.

Note: After SLEEP instruction, at least two or more NOP instruction should be written Ex) LDM SMR,#0000_0001B **NOP** NOP NOP

Release the SLEEP mode

The exit from SLEEP mode is hardware reset or all interrupts. Reset re-defines all the Control registers but does not change the on-chip RAM. Interrupts allow both on-chip RAM and Control registers to retain their values.

If I-flag $= 1$, the normal interrupt response takes place. If I-flag $=$ 0, the chip will resume execution starting with the instruction following the SLEEP instruction. It will not vector to interrupt service routine. (refer to [Figure 21-5](#page-111-0))

When exit from SLEEP mode by reset, enough oscillation stabi-

lization time is required to normal operation. [Figure 21-3](#page-109-0) shows the timing diagram. When release the SLEEP mode, the Basic interval timer is activated on wake-up. It is increased from 00_H until FFH. The count overflow is set to start normal operation. Therefore, before SLEEP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized. By interrupts, exit from SLEEP mode is shown in [Figure 21-2](#page-109-1). By reset, exit from SLEEP mode is shown in [Figure 21-3.](#page-109-0)

Figure 21-2 SLEEP Mode Release Timing by External Interrupt

Figure 21-3 Timing of SLEEP Mode Release by RESET

21.2 Stop Mode

.

In the Stop mode, the on-chip oscillator is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers. Oscillator stops and the systems internal operations are all held up.

- The states of the RAM, registers, and latches valid immediately before the system is put in the STOP state are all held.
- The program counter stop the address of the instruction to be executed after the instruction "STOP" which starts the STOP operating mode.

Note: The Stop mode is activated by execution of STOP instruction after setting the STPC to "0101_1010_B". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

In the Stop mode of operation, V_{DD} can be reduced to minimize power consumption. Care must be taken, however, to ensure that V_{DD} is not reduced before the Stop mode is invoked, and that V_{DD} is restored to its normal operating level, before the Stop mode is terminated.

The reset should not be activated before V_{DD} is restored to its

normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize.

In the STOP operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (V_{DD}/V_{SS}) ; however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring to fix the level by pull-up or other means.

ر.
2 NL VALUE: 0000 0000

1. To get into STOP mode, STOP Control Register must be enabled just before STOP instruction. Cautions : 2. When STOP mode is released, STOP Control Register(STPC) value is cleared automatically. 3. It is prohibited to write another value into STPC.

Figure 21-4 STOP Control Register

Table 21-1Peripheral Operation During Power Saving Mode

Release the STOP mode

The exit from STOP mode is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values.

If I-flag $= 1$, the normal interrupt response takes place. If I-flag $=$ 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine. (refer to [Figure 21-5\)](#page-111-0)

When exit from Stop mode by external interrupt, enough oscillation stabilization time is required to normal operation. [Figure 21-](#page-112-0) [6](#page-112-0) shows the timing diagram. When release the Stop mode, the Basic interval timer is activated on wake-up. It is increased from 00_H until FF_H. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized.

By reset, exit from Stop mode is shown in [Figure](#page-112-1) .

Figure 21-5 STOP Releasing Flow by Interrupts

.

Figure 21-6 STOP Mode Release Timing by External Interrupt

Figure 21-7 Timing of STOP Mode Release by RESET

21.3 Internal RC-Oscillated Watchdog Timer Mode

In the Internal RC-Oscillated Watchdog Timer mode, the on-chip oscillator is stopped. But internal RC oscillation circuit is oscillated in this mode. The on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers.

The Internal RC-Oscillated Watchdog Timer mode is activated by execution of STOP instruction after setting the bit RCWDT of CKCTLR to "1". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

Note: Caution: After STOP instruction, at least two or more NOP instruction should be written

The exit from Internal RC-Oscillated Watchdog Timer mode is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the onchip RAM. External interrupts allow both on-chip RAM

and Control registers to retain their values.

If I-flag $= 1$, the normal interrupt response takes place. In this case, if the bit WDTON of CKCTLR is set to "0" and the bit WDTE of IENH is set to "1", the device will execute the watchdog timer interrupt service routine.[\(Figure 21-8](#page-113-0)) However, if the bit WDTON of CKCTLR is set to "1", the device will generate the internal RESET signal and exe-cute the reset processing. [\(Figure 21-9](#page-113-1)) -flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine.(refer to [Figure 21-5](#page-111-0))

When exit from Internal RC-Oscillated Watchdog Timer mode by external interrupt, the oscillation stabilization time is required to normal operation. [Figure 21-8](#page-113-0) shows the timing diagram. When release the Internal RC-Oscillated Watchdog Timer mode, the basic interval timer is activated on wake-up. It is increased from 00_H until FF_H. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized. By reset, exit from internal RC-Oscillated Watchdog Timer mode is shown in [Figure 21-9.](#page-113-1)

 Figure 21-8 Internal RCWDT Mode Releasing by External Interrupt or WDT Interrupt

 Figure 21-9 Internal RCWDT Mode Releasing by RESET

21.4 Minimizing Current Consumption

The Stop mode is designed to reduce power consumption. To minimize current drawn during Stop mode, the user should turn-

off output drivers that are sourcing or sinking current, if it is practical. .

Figure 21-10 Application Example of Unused Input Port

Note: In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (V_{DD}/V_{SS}); however, when the input level becomes higher *than the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the highimpedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.*

It should be set properly in order that current flow through port doesn't exist.

First conseider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing from external MCU is very high that the current doesn't flow.

But input voltage level should be V_{SS} or V_{DD} . Be careful that if unspecified voltage, i.e. if unfirmed voltage level (not V_{SS} or V_{DD}) is applied to input pin, there can be little current (max. 1mA

at around 2V) flow.

If it is not appropriate to set as an input mode, then set to output mode considering there is no current flow. Setting to High or Low is decided considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there is external pull-down register, it is set to low.

22. OSCILLATOR CIRCUIT

The HMS81C2232/48 and MC80C2232/48/60 have two oscillation circuits internally. X_{IN} and X_{OUT} are input and output for main frequency. Respectively, inverting amplifier which can be

Figure 22-1 Oscillation Circuit

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

In addition, see [Figure 22-2](#page-116-1) for the layout of the crystal.

Note: Minimize the wiring length. Do not allow the wiring to intersect with other signal conductors. Do not allow the wiring to come near changing high current. Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground it to any ground pattern where high cur*rent is present. Do not fetch signals from the oscillator.*

Figure 22-2 Layout of Oscillator PCB circuit

23. RESET

The HMS81C20xxA have two types of reset generation procedures; one is an external reset input, the other is a watch-dog tim-

Table 23-1 Initializing Internal Status by Reset Action

23.1 External Reset Input

The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset in accomplished by holding the RESET pin low for at least 8 oscillator periods, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset, 64ms (at 4 MHz) add with 7 oscillator periods are required to start execution as shown in [Figure 23-2](#page-117-1).

Internal RAM is not affected by reset. When V_{DD} is turned on, the RAM content is indeterminate. Therefore, this RAM should be initialized before read or tested it.

When the RESET pin input goes to high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEH - FFFFH.

Figure 23-1 Simple Power-on-Reset Circuit

 Figure 23-2 Timing Diagram after RESET

23.2 Watchdog Timer Reset

[Refer to "12. WATCHDOG TIMER" on page 51.](#page-56-0)

24. POWER FAIL PROCESSOR

The HMS81C2232/48 and MC80C2232/48/60 have an on-chip power fail detection circuitry to immunize against power noise. A configuration register, PFDR, can enable or disable the power fail detect circuitry. Whenever V_{DD} falls close to or below power fail voltage for 100ns, the power fail situation may reset or freeze MCU according to PFDM bit of PFDR. [Refer to "7.4 DC Electri](#page-28-0)[cal Characteristics" on page 23.](#page-28-0)

In the in-circuit emulator, power fail function is not implemented and user can not experiment with it. Therefore, after final development of user program, this function may be experimented or evaluated.

Note: User can select power fail voltage level according to PFD0, PFD1 bit of CONFIG register(307F_H) at the OTP (HMS87C2232/48) but must select the power fail voltage level to define PFD option of "Mask Order & Verification Sheet" at the mask chip(HMS81C2232/48 and MC80C2232/48/60).

Because the power fail voltage level of mask chip (HMS81C2232/48 and MC80C2232/48/60) is determined according to mask option.

Note: If power fail voltage is selected to 3.0V on 3V operation, MCU is freezed at all the times.

Table 24-1 Power fail processor

.

Figure 24-2 Example S/W of RESET flow by Power fail

Figure 24-3 Power Fail Processor Situations

25. OTP PROGRAMMING

25.1 DEVICE CONFIGURATION AREA

The Device Configuration Area can be programmed or left unprogrammed to select device configuration such as security bit. This area is not accessible during normal execution but is readable and writable during program / verify.

 Figure 25-1 Device Configuration Area

25.2 Pin Description in EPROM Mode

Table 25-1 Pin Description in EPROM Mode

25.3 OTP Programming Pin Assignment

Figure 25-2 HMS87C2232/48 80MQFP Programming Pin Assignment

Figure 25-3 HMS87C2232/48 TQFP Programming Pin Assignment

Figure 25-4 HMS87C2332/48 64SDIP/MQFP Programming Pin Assignment

Figure 25-5 HMS87C2332/48 64LQFP Programming Pin Assignment

25.4 Timing Diagram of EPROM Mode

Figure 25-6 Timing Diagram in Program (Write & Verify) Mode

Figure 25-7 Timing Diagram in READ Mode

Figure 25-8 Timing Diagram in Configuration bits Program

SEMICONDUCTOR

I

25.5 AC/DC Requirements for Program/Read Mod

25.6 Programming Flow Chart

Figure 25-9 Programming Flow Chart

A. INSTRUCTION

A.1 Terminology List

A.2 Instruction Map

A.3 Instruction Set

Arithmetic / Logic Operation

Register / Memory Operation

16-BIT Operation

Bit Manipulation

Branch / Jump Operation

Control Operation & Etc.

B. MASK ORDER SHEET(HMS81C2232/2248)

E-mail address:

Signature:

٦

Customer should write inside thick line box. (Please check mark $\sqrt{\text{into}} \Box$)

1. PFD Level Selection

PFD Level Selection 00: PFD = 2.7V 01: PFD = 2.7V $10:$ PFD = $3.0V$ 11: PFD = 2.4V

2. H/V Port Option Check (Pull-down Option Check)

Off : without pull-down resistorr

Vdisp : with pull-down resistor connected to Vdisp Vss : with pull-down resistor connected to Vss

3. Reset Port Option Check (Pull-up Option Check)

On : with pull-up resistor Off : without pull-up resistorr

C. MASK ORDER SHEET(HMS81C2332/2348)

Customer should write inside thick line box. (Please check mark $\sqrt{\text{into}} \Box$)

1. PFD Level Selection

2. H/V Port Option Check (Pull-down Option Check)

Vdisp : with pull-down resistor connected to Vdisp Vss : with pull-down resistor connected to Vss Off : without pull-down resistorr

3. Reset Port Option Check (Pull-up Option Check)

On : with pull-up resistor Off : without pull-up resistorr

D. MASK ORDER SHEET(MC80C2232/2248/2260)

Customer should write inside thick line box. (Please check mark $\sqrt{\text{into}} \Box$)

1. PFD Level Selection

PFD Level Selection 00: PFD = 2.7V 01: PFD = 2.7V $10:$ PFD = $3.0V$ 11: $\overline{PP} = 2.4V$

2. H/V Port Option Check (Pull-down Option Check)

Off : without pull-down resistorr

Vdisp : with pull-down resistor connected to Vdisp Vss : with pull-down resistor connected to Vss

3. Reset Port Option Check (Pull-up Option Check)

On : with pull-up resistor Off : without pull-up resistorr

E. MASK ORDER SHEET(MC80C2332/2348)

Check sum: E-mail address: Name & Signature:

Customer should write inside thick line box. (Please check mark $\sqrt{\text{into}} \Box$)

1. PFD Level Selection

2. H/V Port Option Check (Pull-down Option Check)

Vdisp : with pull-down resistor connected to Vdisp Vss : with pull-down resistor connected to Vss Off : without pull-down resistorr

3. Reset Port Option Check (Pull-up Option Check)

On : with pull-up resistor Off : without pull-up resistorr

